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Abstract 
In this thesis, a modified version of the phasor pulse width modulation (PPWM) switching 
method for use in a single-stage three-phase boost inverter is presented. Because of the required 
narrow pulses in the PPWM method and limitations in controller resolution, e.g. dSPACE, the 
desired switching pattern for a boost inverter requires a costly processor. A low resolution 
processor can cause pulse dropping which results in some asymmetric conditions in output 
waveforms of the boost inverter and therefore, an increase in the THD of the output waveform. 
In order to solve this problem, a new switching pattern is developed which guarantees symmetric 
conditions in the switching pattern by discretizing the switching pattern in every switching cycle. 
This switching pattern has been applied to a boost inverter model developed by 
SimPowerSystems toolbox of MATLAB/Simulink. The model has been simulated in a wide 
range of input DC voltage and load. Moreover, a laboratory-scaled three-phase boost inverter has 
been designed, built, and tested using an identical switching pattern in the same input voltage 
and load range. Both simulation and experimental results confirm the effectiveness of the new 
switching pattern.
iv 
 
 
Table of Contents 
List of Figures .............................................................................................................................. viii 
List of Tables ............................................................................................................................... xiii 
Acknowledgements ...................................................................................................................... xiv 
Dedication ..................................................................................................................................... xv 
Chapter 1 - Introduction .................................................................................................................. 1 
1.1 Motivation ............................................................................................................................. 1 
1.2 Background ........................................................................................................................... 2 
1.3 Problem Statement ................................................................................................................ 3 
1.4 Thesis Outline ....................................................................................................................... 3 
Chapter 2 - Interface Circuits for Photovoltaic Systems ................................................................ 5 
2.1 Introduction ........................................................................................................................... 5 
2.2 Interface Circuit using a Voltage Source Inverter ................................................................ 6 
2.3 Interface Circuit using a Transformer ................................................................................... 7 
2.4 Interface Circuit using a DC-DC Converter in Series with a Voltage Source Inverter ........ 9 
2.5 Interface Circuit using a Multilevel Inverter ........................................................................ 9 
2.6 Interface Circuit using a Z-Source Inverter ........................................................................ 10 
2.7 Interface Circuit using a Single–Stage Boost Inverter........................................................ 11 
2.8 Conclusion .......................................................................................................................... 11 
Chapter 3 - Overview of Pulse Width Modulation (PWM) ......................................................... 13 
3.1 Introduction ......................................................................................................................... 13 
3.2 Pulse Width Modulation Fundamentals .............................................................................. 13 
3.3 Naturally Sampled Pulse Width Modulation ...................................................................... 16 
3.3.1 Sine-Sawtooth Modulation .......................................................................................... 16 
3.3.2 Sine-Triangle Modulation ............................................................................................ 18 
3.4 Regular Sampled Pulse Width Modulation ........................................................................ 20 
3.4.1 Sawtooth Carrier .......................................................................................................... 20 
3.4.2 Symmetrical Regular Sampled PWM .......................................................................... 21 
3.4.3 Asymmetrical Regular Sampled PWM ........................................................................ 22 
v 
 
3.5 Space Vector Pulse Width Modulation ............................................................................... 23 
3.6 Relationship between Space Vector PWM and Regular Sampled PWM ........................... 27 
3.7 Conclusion .......................................................................................................................... 28 
Chapter 4 - Integration of DC Link Inductor of the Single-Stage Boost Inverter with Photovoltaic 
Panel ...................................................................................................................................... 30 
4.1 Introduction ......................................................................................................................... 30 
4.2 Solar Panel .......................................................................................................................... 30 
4.3 Power Electronic Interface Circuits between Renewable Energy Resources and Local 
Load/Grid .................................................................................................................................. 32 
4.4 Integration of Electric Components in a Circuit ................................................................... 32 
4.4.1 Integration of Capacitors into PCB .............................................................................. 34 
4.4.2 Integration of Magnetic Components into PCB ........................................................... 34 
4.4.3 Integration of Resistors into PCB ................................................................................ 34 
4.5 Q3D Extractor ..................................................................................................................... 35 
4.5.1 Model Development ..................................................................................................... 35 
4.5.2 Simulation Results ....................................................................................................... 36 
4.6 Conclusion ........................................................................................................................... 40 
Chapter 5 - Modified Phasor Pulse Width Modulation ................................................................ 42 
5.1 Introduction ......................................................................................................................... 42 
5.2 Phasor Pulse Width Modulation ......................................................................................... 43 
5.3 Modified Phasor Pulse Width Modulation ......................................................................... 51 
5.4 Conclusion .......................................................................................................................... 56 
Chapter 6 - Simulink Model Development and Simulation Results ............................................ 57 
6.1 Introduction ......................................................................................................................... 57 
6.2 Simulink Model Development ............................................................................................ 57 
6.2.1 Phase of Output Signal ................................................................................................. 57 
6.2.2 Switching Pattern ......................................................................................................... 59 
6.2.3 Control System ............................................................................................................. 61 
6.2.4 Inverter Circuit ............................................................................................................. 62 
6.3 Simulink Model Results ..................................................................................................... 63 
6.3.1 Simulation Results for Vdc=50V .................................................................................. 64 
vi 
 
6.3.2 Simulation Results for Vdc=55V .................................................................................. 65 
6.3.3 Simulation Results for Vdc=60V .................................................................................. 66 
6.3.4 Simulation Results for Vdc=65V .................................................................................. 67 
6.3.5 Simulation Results for Vdc=70v ................................................................................... 68 
6.3.6 Simulation Results for Vdc=75v ................................................................................... 69 
6.3.7 Simulation Results for Vdc=80v ................................................................................... 71 
6.4 Comparison between Simulink Results .............................................................................. 72 
6.5 Simulation Results using Higher Resolution Processor ..................................................... 72 
6.6 Comparison between the New Proposed and Previous Method ......................................... 74 
6.7 Conclusion .......................................................................................................................... 76 
Chapter 7 - Experimental Results ................................................................................................. 77 
7.1 Introduction ......................................................................................................................... 77 
7.2 Simulink Model Modification ............................................................................................ 78 
7.3 Experimental Results .......................................................................................................... 79 
7.3.1 DC Link Inductor Voltage and Current ....................................................................... 79 
7.3.2 Experimental Results for Vdc=50V .............................................................................. 81 
7.3.3 Experimental Results for Vdc=55V .............................................................................. 82 
7.3.4 Experimental Results for Vdc=60V .............................................................................. 83 
7.3.5 Experimental Results for Vdc=65V .............................................................................. 84 
7.3.6 Experimental Results for Vdc=70V .............................................................................. 85 
7.3.7 Experimental Results for Vdc=75V .............................................................................. 86 
7.3.8 Experimental Results for Vdc=80V .............................................................................. 87 
7.3.9 Experimental Results for an Inductive Load ............................................................... 88 
7.4 Discussion of Experimental Results ................................................................................... 89 
7.5 Conclusion .......................................................................................................................... 90 
Chapter 8 - Conclusion and Future Work..................................................................................... 91 
8.1 Summary and Accomplishments ........................................................................................ 91 
8.2 Future Work ........................................................................................................................ 92 
References ..................................................................................................................................... 93 
Appendix A - PCB Design Information ........................................................................................ 95 
Appendix B - Simulink Model ...................................................................................................... 98 
vii 
 
Appendix C - Gate Drive and Snubber Circuit ........................................................................... 104 
Appendix D - Simulation and Experimental Data ...................................................................... 107 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
viii 
 
List of Figures 
Figure  1-1 Solar PV Global Capacity ............................................................................................. 1 
Figure  2-1 Schematic of a Three Phase Conventional Voltage Source Inverter ............................ 6 
Figure  2-2 Boost Using a Line Frequency Transformer ................................................................. 8 
Figure  2-3 Boost Using a High Frequency Transformer ................................................................ 8 
Figure  2-4 Boost Using a DC-DC Converter and a DC-AC Inverter ............................................. 9 
Figure  2-5 DC-DC Boost Converter ............................................................................................... 9 
Figure  2-6 General Structure of the Z-source Inverter ................................................................. 10 
Figure  2-7 Inverter Block of Figure 2.6 Using a Power Switch and an Anti-Parallel Diode ....... 10 
Figure  2-8 Inverter Block of Figure 2.6 Using a Power Switch with a Diode in Series ............... 11 
Figure  2-9 Circuit Configuration of a Single-Stage Three-Phase Boost-Inverter ........................ 11 
Figure  3-1 Contours of a Sample Function within a Unit Cell ..................................................... 14 
Figure  3-2 One Leg of an Inverter ................................................................................................ 16 
Figure  3-3 Unit Cell for Sine-Sawtooth Naturally Sampled PWM .............................................. 17 
Figure  3-4 Replicated Unit Cells along both X-Axis and Y-Axis ................................................ 17 
Figure  3-5 a) Three Unit Cells Showing the Relationship between Reference and Carrier 
Waveform and Their Boundary b) The Value of f(x,y) with respect to the Carrier Waveform 
in Sine-Sawtooth Modulation ............................................................................................... 18 
Figure  3-6 Unit Cell for Sine-Triangle Naturally Sampled PWM ................................................ 19 
Figure  3-7 a) Three Unit Cells Showing the Relationship between Reference and Carrier 
Waveform and Their Boundaries b) Value of f(x,y) with respect to the Carrier Waveform in 
Sine-triangle Modulation ...................................................................................................... 19 
Figure  3-8 Sawtooth Carrier Regular Sampled PWM .................................................................. 20 
Figure  3-9 a) Three Unit Cells Showing the Relationship between Reference and Carrier 
Waveform and Their Boundary b) Value of f(x,y) with respect to the Carrier Waveform in 
Sawtooth Carrier Modulation ............................................................................................... 21 
Figure  3-10 Symmetrical Regularly Sampled PWM Sampling Method ...................................... 22 
Figure  3-11 a) Three Unit Cells Showing the Relationship between Reference and Carrier 
Waveform and Their Boundary b) Value of f(x,y) with respect to the Carrier Waveform in 
Symmetrical Regular Sampled PWM ................................................................................... 22 
ix 
 
Figure  3-12 Asymmetrical Regularly Sampled PWM Sampling Method .................................... 23 
Figure  3-13 Vectors Dividing the Plane into Six Parts ................................................................. 23 
Figure  3-14 Equivalent Circuit of a Three Phase Voltage Source Inverter in Sector I ................ 24 
Figure  3-15 Space Vectors for Different Sectors .......................................................................... 25 
Figure  3-16 Desired Space Vector Shown as a Linear Summation of two Space Vectors .......... 26 
Figure  3-17 Expanded View of a Sine-Triangle Modulation for a Three Phase System over One 
Carrier Interval ...................................................................................................................... 27 
Figure  4-1 Astronergy CHSM6610M Photovoltaic Panel [19] .................................................... 31 
Figure  4-2 I-V Curve of Astronergy CHSM6610M Photovoltaic Panel ...................................... 31 
Figure  4-3 Embedded Passives Integrated Circuit Principle [21] ................................................. 33 
Figure  4-4 Overview of One Cell of Astronergy CHSM6610M Solar Panel ............................... 36 
Figure  4-5 First Wiring Configuration .......................................................................................... 37 
Figure  4-6 First Wiring Configuration Simulation Results .......................................................... 37 
Figure  4-7 Second Wiring Configuration ..................................................................................... 38 
Figure  4-8 Second Wiring Configuration Simulation Results ...................................................... 39 
Figure  4-9 Third Wiring Configuration ........................................................................................ 39 
Figure  4-10 Third Wiring Configuration Simulation Results ....................................................... 40 
Figure  5-1 Circuit Configuration of a Single-Stage Three-Phase Boost-Inverter ........................ 42 
Figure  5-2 Six Sectors Defined Using Line to Line Voltage Phasors .......................................... 44 
Figure  5-3 Charging and Discharging States of the Boost Inverter in each Section with ON and 
OFF Switches Shown in each Case ...................................................................................... 46 
Figure  5-4 Voltage and Current Waveforms of DC Link Inductor in One Switching Cycle ....... 48 
Figure  5-5 Switching Pattern Obtained from Using Phasor Pulse Width Modulation (PPWM) .. 50 
Figure  5-6 Switching Pattern for Sap in Phasor Pulse Width Modulation Method ....................... 51 
Figure  5-7 DC-DC Boost Converter ............................................................................................. 51 
Figure  5-8 Voltage across the Inductor in DC-DC Boost Converter ............................................ 52 
Figure  5-9 Discharging Times in Phasor Pulse Width Modulation Method ................................ 53 
Figure  5-10 Discharging Points in Modified Phasor Pulse Width Modulation Method............... 54 
Figure  5-11 Switching Pattern Obtained from Using Modified Phasor Pulse Width Modulation 55 
Figure  6-1 Simulink Model of Boost Inverter with Modified Phasor Pulse Width Modulation 
Switching Method ................................................................................................................. 57 
x 
 
Figure  6-2 Simulink Blocks Used to Find the Phase of the Output signal ................................... 59 
Figure  6-3 Phase of the Output Signal .......................................................................................... 59 
Figure  6-4 Simulink Blocks Used to Find the Switching Pattern ................................................. 60 
Figure  6-5 Simulink Blocks Used to Control the RMS Value of Line to Line Output Voltage ... 62 
Figure  6-6 Simulink Blocks Used to Model the Boost Inverter ................................................... 63 
Figure  6-7 Simulation Results for Vdc=50V, Cac=10μF and Rload=75Ω ....................................... 64 
Figure  6-8 Simulation Results for Vdc=50V, Cac=10μF and Rload=100Ω ..................................... 64 
Figure  6-9 Simulation Results for Vdc=50V, Cac=20μF and Rload=75Ω ....................................... 65 
Figure  6-10 Simulation Results for Vdc=55V, Cac=10μF and Rload=85Ω ..................................... 65 
Figure  6-11 Simulation Results for Vdc=55V, Cac=20μF and Rload=90Ω ..................................... 66 
Figure  6-12 Simulation Results for Vdc=60V, Cac=10μF and Rload=75Ω ..................................... 66 
Figure  6-13 Simulation Results for Vdc=60V, Cac=20μF and Rload=80Ω ..................................... 67 
Figure  6-14 Simulation Results for Vdc=65V, Cac=10μF and Rload=95Ω ..................................... 67 
Figure  6-15 Simulation Results for Vdc=65V, Cac=20μF and Rload=95Ω ..................................... 68 
Figure  6-16 Simulation Results for Vdc=70V, Cac=10μF and Rload=90Ω ..................................... 68 
Figure  6-17 Simulation Results for Vdc=70V, Cac=20μF and Rload=75Ω ..................................... 69 
Figure  6-18 Simulation Results for Vdc=75V, Cac=10μF and Rload=75Ω ..................................... 69 
Figure  6-19 Simulation Results for Vdc=75V, Cac=20μF and Rload=85Ω ..................................... 70 
Figure  6-20 Simulation Results for Vdc=75V, Cac=20μF, Rload=50Ω and Lload=17.5mH ............. 70 
Figure  6-21 Simulation Results for Vdc=80V, Cac=10μF and Rload=75Ω ..................................... 71 
Figure  6-22 Simulation Results for Vdc=80V, Cac=20μF and Rload=100Ω ................................... 71 
Figure  6-23 Simulation Results for Vdc=50V, Cac=10μF and Rload=75Ω with a Higher Resolution 
Processor (fsw=7.2 kHz) ........................................................................................................ 72 
Figure  6-24 FFT Analysis of the Line Current for Vdc=50V, Cac=10μF and Rload=75Ω with a 
Higher Resolution Processor ................................................................................................. 73 
Figure  6-25 Simulation Results for Vdc=50V, Cac=10μF and Rload=75Ω with a Higher Resolution 
Processor (fsw=2.4 kHz) ........................................................................................................ 73 
Figure  6-26 Simulation Results for Vdc=80V, Cac=10μF and Rload=90Ω Using PPWM Method 74 
Figure  6-27 FFT Analysis of the Line to Line Voltage for Vdc=80V, Cac=10μF and Rload=90Ω 
Using PPWM Method ........................................................................................................... 75 
xi 
 
Figure  6-28 Simulation Results for Vdc=80V, Cac=10μF and Rload=90Ω Using Modified PPWM 
Method .................................................................................................................................. 75 
Figure  6-29 FFT Analysis of the Line to Line Voltage for Vdc=80v, Cac=10μF and Rload=90Ω 
Using Modified PPWM Method ........................................................................................... 75 
Figure  7-1 Experimental Prototype ............................................................................................... 77 
Figure  7-2 Modified Switching Pattern for Experimental Setup in Sector I ................................ 79 
Figure  7-3 Inductor Voltage and Current Waveforms for Vdc=75V, Cac=20μF, RL=50Ω & 
LL=17.5mH ........................................................................................................................... 80 
Figure  7-4 Expanded Inductor Voltage and Current Waveforms for Vdc=75V, Cac=20μF, 
RL=50Ω & LL=17.5mH ......................................................................................................... 80 
Figure  7-5 Experimental Results for Vdc=50V, Cac=10μF and Rload=100Ω ................................. 81 
Figure  7-6 Experimental Results for Vdc=50V, Cac=20μF and Rload=75Ω ................................... 81 
Figure  7-7 Experimental Results for Vdc=55V, Cac=10μF and Rload=85Ω ................................... 82 
Figure  7-8 Experimental Results for Vdc=55V, Cac=20μF and Rload=90Ω ................................... 82 
Figure  7-9 Experimental Results for Vdc=60V, Cac=10μF and Rload=75Ω ................................... 83 
Figure  7-10 Experimental Results for Vdc=60V, Cac=20μF and Rload=80Ω ................................. 83 
Figure  7-11 Experimental Results for Vdc=65V, Cac=10μF and Rload=95Ω ................................. 84 
Figure  7-12 Experimental Results for Vdc=65V, Cac=20μF and Rload=95Ω ................................. 84 
Figure  7-13 Experimental Results for Vdc=70V, Cac=10μF and Rload=90Ω ................................. 85 
Figure  7-14 Experimental Results for Vdc=70V, Cac=20μF and Rload=75Ω ................................. 85 
Figure  7-15 Experimental Results for Vdc=75V, Cac=10μF and Rload=75Ω ................................. 86 
Figure  7-16 Experimental Results for Vdc=75V, Cac=20μF and Rload=85Ω ................................. 86 
Figure  7-17 Experimental Results for Vdc=75V, Cac=20μF, RL=50Ω & LL=17.5mH .................. 87 
Figure  7-18 Experimental Results for Vdc=80V, Cac=10μF and Rload=75Ω ................................. 87 
Figure  7-19 Experimental Results for Vdc=80V, Cac=20μF and Rload=100Ω ............................... 88 
Figure  7-20 Line to Line Voltage of the Induction Machine connected to a) Inverter b) Electric 
Grid ....................................................................................................................................... 89 
Figure  7-21 Relationship between Input DC Voltage and Charging Ratio (Cac=10μF) ............... 90 
Figure  A-1 Signal Board PCB Layout .......................................................................................... 95 
Figure  A-2 Power Board PCB Layout .......................................................................................... 96 
Figure  B-1 Simulink Model Used for Simulation and Experimental Purposes ............................ 98 
xii 
 
Figure  B-2 Simulink Blocks Inside PPWM Block ....................................................................... 99 
Figure  B-3 Simulink Blocks Representing the inverter .............................................................. 102 
Figure  B-4 IGBT and Diode Model in the Inverter .................................................................... 103 
Figure  C-1 Gate Drive Circuit Used in the Inverter ................................................................... 104 
Figure  C-2 Gate Drive Circuit Output Signal ............................................................................. 105 
Figure  C-3 Snubber Circuit Used in the Inverter ........................................................................ 105 
Figure  C-4 Snubber Circuit Performance Evaluation ................................................................. 106 
 
  
xiii 
 
List of Tables 
Table  3-1 ON Times of Switches of a Voltage Source Inverter based on Figure 3-13 ................ 24 
Table  3-2 Voltage Across each Phase of Load in Different Sectors ............................................. 24 
Table  3-3 Space Vector Values in Different Sectors .................................................................... 25 
Table  4-1 Electrical Specifications of Astronergy CHSM6610M photovoltaic panel [19] .......... 32 
Table  4-2 Sizing Related to the PV Cell ....................................................................................... 35 
Table  4-3 The First Wiring Configuration Information ................................................................ 36 
Table  4-4 The Second Wiring Configuration Information ........................................................... 38 
Table  4-5 The Third Wiring Configuration Information .............................................................. 40 
Table  5-1 Boost Inverter Switch ON Times in PPWM Method ................................................... 49 
Table  6-1 Simulink Model & Circuit Component Values ............................................................ 63 
Table  7-1 Specifications of The Experimental Setup ................................................................... 77 
Table  7-2 Experimental Circuit Component Values and Data ..................................................... 78 
Table  7-3 Specifications of the Induction Machine ...................................................................... 88 
Table  C-1 Gate Drive Circuit Component Values ...................................................................... 104 
Table  C-2 Snubber Circuit Component Values .......................................................................... 106 
 
  
xiv 
 
Acknowledgements 
I would like to express my gratitude to my supervisor, Dr. Behrooz Mirafzal for useful 
comments, remarks, and engagement throughout the learning process of this master thesis. 
Besides my advisor, I would like to thank Dr. Anil Pahwa and Dr. Ruth Douglas Miller for 
serving on my committee, as well as support along the way. Also, I would like to thank Ms. 
Akanksha Singh for her help in running some tests in the laboratory. 
  
xv 
 
Dedication 
I would like to dedicate my thesis to my family for nursing me with affection and love and their 
dedicated partnership for success in my life. A special feeling of gratitude to my loving parents 
and sister whose words of encouragement and push for tenacity always rings in my ears. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Chapt
1.1 Mot
N
wind turb
energy re
dependen
It will al
Another 
located n
distributi
approxim
reduce th
resources
1995 and
systems h
by 2040,
energy am
er 1 - Int
ivation 
owadays, re
ines play an
sources (wh
cy of the el
so reduce e
advantage o
ear loads 
on systems.
ately equal
e total cost 
 is photovo
 2012 is sh
as dramatic
 this type o
ong all of t
roductio
newable or 
 important 
ich are par
ectric grid o
mission of 
f these resou
and, theref
 While in a 
 to 30% of 
of the syste
ltaic (PV) re
own in Figu
ally increas
f energy res
he renewab
Figu
n 
sustainable 
role in the e
t of distribu
n the price 
greenhouse
rces over c
ore, they d
power syste
the total co
m [1]. One
sources. Wo
re 1.1 [2]. I
ed the tende
ource will 
le energy re
re  1-1 Sola
1 
energy reso
lectric powe
ted resourc
and availabi
 gases from
entralized p
o not nece
m, cost of t
st of the sys
 of the mos
rldwide ann
ncrease in e
ncy to use t
become the
sources [3].
r PV Globa
urces, such 
r generation
es) to the po
lity of fossil
 fossil-base
ower plants 
ssarily need
ransmission
tem, use of
t important 
ual solar PV
fficiency an
his energy r
 most prom
However, o
l Capacity
as photovol
 system. Co
wer grid w
 fuels such 
d power ge
is the fact t
 bulky tra
 and distrib
 distributed
types of ren
 energy ca
d reduction
esource. It 
inent suppli
ne concern i
 
 
taic panels 
nnecting th
ill help red
as oil and co
neration un
hat they can
nsmission 
ution system
 resources w
ewable ene
pacity betw
 of cost of 
is believed t
er of electr
n regards to
and 
ese 
uce 
al. 
its. 
 be 
and 
 is 
ill 
rgy 
een 
PV 
hat 
ical 
  
2 
 
the use of these resources is that the energy produced is in a form that cannot be directly 
connected to the power grid. Therefore, power electronic interface circuits are required to 
convert output of these resources to a form that is compatible with the power grid or can be used 
by local load. The output signal waveform of renewable energy resources is either DC (solar 
panels) or AC (wind turbines). While the magnitude of DC and AC waveforms and frequency of 
AC waveforms are changing based on environmental conditions such as irradiation level of 
sunlight and wind speed, a DC/DC converter and control strategy is used to convert the output 
signal of these resources to a constant DC signal. In the next level, a DC/AC inverter should be 
connected to the system to produce a sinusoidal waveform that can be used in either stand-alone 
or grid-connected applications. The DC voltage that PV systems can produce is usually lower 
than the required value to generate peak voltage (in stand-alone applications) or peak grid 
voltage (in grid-connected applications). Therefore, in addition to changing the input DC voltage 
to AC voltage with a constant magnitude and frequency, the interface circuit should also be able 
to boost voltage to the required level. An alternative method is to use several PV panels in series 
to increase the input DC voltage, which would cancel the need to boost the input voltage. 
However, this will decrease the reliability of the system, because if one of the panels fails or 
there is shadowing on one of the panels, the performance of the system will not be ideal 
anymore. Moreover, using a boost inverter would increase the robustness of the system, because 
there is an inductor in the DC link of the inverter which would limit inverter output currents in 
case of short-circuit faults in the system. 
1.2 Background 
Previously, some studies have been conducted on the application of using current source 
inverters as a boost inverter for renewable energy systems [4, 5, 6, 7]. In [4], a transformerless 
three-phase current-source inverter has been presented which provides an output voltage of 
several hundred volts when its input is connected to a PV module. Also, in [5], the concept of 
one cycle control (OCC) has been used with a current source inverter for grid-connected single-
stage boost inverters. In [6], the necessity of “shoot through” state has been emphasized by using 
Tri-Level PWM Logic instead of Bi-Level PWM Logic in order to boost input DC voltage to a 
required peak to peak AC voltage. 
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In [7], Phasor Pulse Width Modulation (PPWM) which is derived based on the concept of Space 
Vector Pulse Width Modulation (SVPWM), has been introduced and it has been applied to a 
three-phase single-stage boost inverter. In this method, at each instance, two switches are ‘ON’ 
(one switch from the top row (Sap, Sbp, Scp) and one switch from the bottom row (San, Sbn, Scn) to 
make a path for the current of DC link inductor). Every switching cycle is divided into three time 
intervals (states), one charging state, and two discharging states. During the charging state, both 
of the switches in a leg of the inverter are ‘ON’, and during each discharging state, one switch 
from the top row and one switch from the bottom row that are not in the same leg are ‘ON’, 
simultaneously. In this method, the duration of discharging intervals has been found using the 
fact that integration of voltage of DC link inductor over each switching cycle is zero and duration 
of charging interval has been found by subtracting these discharging times from switching cycle 
period. A sinusoidal waveform at the output of the boost inverter can be obtained by applying 
these charging and discharging times on the inverter switching pattern. 
1.3 Problem Statement 
Limitations in controller resolution (e.g. dSPACE) cause some pulse dropping in the generated 
switching pattern of phasor pulse width modulation method. This pulse dropping results in some 
asymmetric conditions in output voltage and current waveforms of the boost inverter and 
therefore, THD of the output waveform increases. In order to solve this problem, a new approach 
for the aforementioned PPWM switching pattern is developed herein to avoid this pulse dropping 
and guarantee symmetric conditions in the switching pattern. 
Moreover, in the DC link of the boost inverter, an inductor with a high inductance value is 
necessary, in order for the inverter to be able to boost the input DC voltage to an AC voltage 
with a desired amplitude. While this inductor is relatively large, integrating it with other circuit 
components into a single package would help reduce the total size of the circuit. 
The objectives of this work are to achieve the required THD of the single-stage three-phase 
inverter output waveforms and integrate its DC link inductor to PV panels. 
1.4 Thesis Outline 
Besides this introductory chapter, this thesis includes seven additional chapters and four 
appendices. In Chapter 2, several interface circuits that can be used to connect PV panels to local 
load or electrical grid are discussed. In Chapter 3, an overview of pulse width modulation 
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(PWM) and different PWM methods are introduced, then, space vector pulse width modulation 
(SVPWM), which is one of the most popular PWM methods, is briefly explained. In Chapter 4, 
integration of PV panels with DC link inductor of three-phase boost inverter is investigated with 
a goal of reducing total size of the circuit. In Chapter 5, PPWM is discussed in detail, then, the 
technical concerns of implementing the PPWM method are mentioned and a modified PPWM is 
proposed. In Chapter 6, Simulink model of the boost inverter is developed (complete Simulink 
model is available in Appendix B), the modified PPWM method is applied to this model and the 
results for several input DC voltage and loads are shown. Also, the results of applying the same 
method to the system with higher resolution are presented. Moreover, a comparison between the 
results of applying PPWM and modified PPWM is given. In Chapter 7, modified PPWM method 
is applied to a laboratory-scale three-phase boost inverter (PCB design layout and information of 
the boost inverter are available in appendix A. Also snubber and gate drive circuits are available 
in Appendix C). Experimental results verify the developed switching pattern (A table including 
all of the simulation and experimental results is presented in Appendix D). In Chapter 8, 
conclusion of this thesis and suggested future work are given. 
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Chapter 2 - Interface Circuits for Photovoltaic Systems 
 2.1 Introduction 
As it was mentioned in previous chapter, power electronic interface circuits are 
required to convert output of renewable energy resources to a form that is compatible with the 
power grid or can be used by the local load. 
In the design of these interface circuits, several challenges and issues must be taken into 
consideration. Some of these issues are: 
1) Power Density: One factor that should be considered in the design of every circuit is to 
make it as compact as possible. Currently, power density goal for inverter circuits is 
approximately 1 W/cm3 [3]. 
2) Efficiency: The ratio of inverter output power to its input power is defined as the 
efficiency of that inverter. The design goal of every inverter is to maximize the 
efficiency. However, a trade-off always exists between inverter performance and cost. 
The efficiency of the inverters connected to photovoltaic systems is typically lower than 
efficiency of bulky inverters [8]. 
3) Reliability: It is important that lifetime of interface circuits used to connect PV panels 
to electrical grid/local load be approximately equal to the life of PV panels. Typically, 
PV panel life is more than 20 years [9] meaning that ideally, inverters should be able to 
work for this length of time. However, studies have shown that the primary reason of 
failure in PV systems is due to the failures in the inverters [10]. Reliability can be 
measured using two factors [3]: 
a) Mean time between failures (MTBF): The mean time between failures is typically 
ten years for inverters. 
b) Mean time to first failure (MTFF): The mean time to first failure is typically five 
years for inverters. 
4) Balance of system cost: Balance of system (BOS) is defined as the total PV system cost 
except the cost of the PV panel itself. System cost can reduce by decreasing the cost of 
the components used in the interface circuits as much as possible [3]. 
Several interface circuits can be designed with consideration of these four issues. In this 
chapter, a brief explanation of some of the circuits is given. 
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This chapter contains eight sections. In each section, a special type of interface circuit 
between the PV module and electrical grid/local load is presented and discussed. In Section 
2.2, voltage source inverter is used as the interface circuit and problems associated with using 
this inverter as the interface circuit are discussed. In Section 2.3, the interface circuit includes a 
transformer and two options for use of the transformer are presented. In the first case, a DC/AC 
inverter is in series with a line frequency transformer and in the second case, an inverter, high 
frequency transformer, and AC/AC inverter are connected in series. In Section 2.4, the 
interface circuit consists of a DC/DC boost converter in series with a voltage source inverter. 
The DC/DC converter is used to reduce the input needed to achieve peak desired output 
voltage. However, using two circuits in series makes the interface system more complex. In 
Sections 2.5 and 2.6, use of a multilevel inverter and a Z-source inverter as the interface circuit 
is presented, respectively and some of the advantages and disadvantages of each case is 
discussed. In Section 2.7, a single-stage boost inverter is presented as an interface circuit. In 
this work, for the single-stage three-phase boost inverter, a new switching pattern will be 
introduced. Finally, in the last section, a conclusion of the chapter is given. 
 2.2 Interface Circuit using a Voltage Source Inverter 
One simple way to connect PV panels to the electrical grid/local load is to connect the 
panels in series and then connect them to a voltage source inverter (VSI). Figure 2-1 shows a 
three-phase conventional voltage source inverter. 
  
 
 
 
 
 
 
 
 
 
In this figure, the group of series PV panels has been shown as a voltage source. The voltage 
Figure  2-1 Schematic of a Three Phase Conventional Voltage Source Inverter 
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source inverter, consisting of six switches and filter, is used to convert the DC input signal into 
a sinusoidal waveform which can be fed to a local load/electric grid. Each switch consists of a 
power transistor and an anti-parallel diode, which provide a two directional path for current. 
Although this method may seem inexpensive and simple, various problems are 
associated with it. One of the biggest problems of this method is its lack of reliability. While 
the voltage source inverter works as a buck inverter, its input voltage should be more than 
desired peak output voltage, therefore, a number of PV panels should be connected in series to 
increase the input DC voltage. If one of these panels fails, while the panels are in series, the 
system will not experience ideal performance. Also, if shadowing occurs on one of the panels, 
the input signal will decrease, leading to less output voltage in the AC side and decreased 
efficiency of the system. Another disadvantage of voltage source inverters is that two switches 
in the same leg cannot be ‘ON’, simultaneously, because a shoot-through will happen and two 
sides of the input voltage source will be short-circuited which will damage the components in 
the circuit. This usually happens because of electromagnetic interference (EMI) in the circuit. 
The shoot-through can be avoided by adding dead time to switch operating time; however, this 
dead time causes distortions in the output waveform and increases total harmonic distortion 
(THD). 
 2.3 Interface Circuit using a Transformer 
Another configuration that can connect PV panels to the electrical grid/local load is the use 
of a transformer. In this method, output voltage of the photovoltaic module is first converted to 
an AC signal using a DC-AC inverter. In the next stage, output of the inverter is fed to the load 
through a transformer providing the desired output signal. Two types of transformers that can 
be used in this case: 
1) Line Frequency Transformer 
2) High Frequency Transformer 
Figure 2-2 shows the interface circuit using a line frequency transformer. In this case, the DC-
AC inverter converts input DC voltage into a sinusoidal waveform with a frequency of 60Hz 
(line frequency). Then, the line frequency transformer is used to boost voltage amplitude to the 
desired value. 
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Based on Faraday’s law of induction, magnetic flux induces a voltage which is in the 
opposite direction of the main voltage. This voltage is equal to: 
ݒ ൌ ܰ ௗఝௗ௧                                          (2.1) 
By assuming that the input voltage is sinusoidal, magnetic flux in the core will also be a 
sinusoidal signal. Therefore if it is assumed that 
߮ ൌ ߮௠ ∗ sin	ሺωtሻ                             (2.2) 
Where φm is the maximum value of the magnetic flux and ω is the angular frequency of the 
waveform, the result from using equations (2.1) and (2.2) is 
ݒ ൌ ܰ ∗ ߮௠ ∗ ω ∗ cosሺ߱ݐሻ           (2.3) 
Root mean square (rms) value of the above signal is equal to: 
ݒݎ݉ݏ ൌ ܰ ∗ ߮݉ ∗ ߱√2 																																																																																																																												ሺ2.4ሻ 
By using "߮݉ ൌ ܣ ∗ ܤ݉" in equation (2.4), the result will be: 
ݒ௥௠௦ ൌ 4.44 ∗ ݂ ∗ ܰ ∗ ܣ ∗ ܤ௠																																																																																																												ሺ2.5ሻ 
The disadvantage of using a line frequency transformer is that, while its frequency is 
low, based on equation 2.5, it is very bulky and expensive. Therefore, to reduce the circuit size, 
high frequency transformers are being used. Figure 2-3 depicts the interface circuit using a 
high frequency transformer. In this case, the input from the photovoltaic module is converted to 
a sinusoidal waveform with a high frequency. Then, the high frequency transformer is used to 
boost the voltage level to the desired value, and, finally, the AC-AC inverter converts the 
sinusoidal waveform frequency to the line frequency (60Hz) [11]. 
 
 
 
 
 
Figure  2-2 Boost Using a Line Frequency Transformer 
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 2.4 Interface Circuit using a DC-DC Converter in Series with a Voltage 
Source Inverter 
Figure 2-4 shows a two stage circuit topology that can be used to boost input DC 
voltage to a desired AC signal. In this circuit, the DC-DC converter is used as a maximum 
power point tracker (MPPT) to regulate input voltage from photovoltaic modules. It is also 
used to amplify input voltage (by using a DC-DC boost converter) and in the next stage, the 
inverter is used to generate AC voltage. 
 
 
 
 
Various drawbacks are associated with using the previously described topology. First of 
all, each conversion stage in the circuit needs a separate control system, thus making the total 
system control scheme more complicated than previous options. Secondly, as shown in Figure 
2-5, the DC-DC converter stage (assumed to be a boost converter) in the above circuit has a 
solid state switch and an electrolytic capacitor which will make the circuit less reliable and less 
efficient [12]. 
 
 
 
 
 
 
 2.5 Interface Circuit using a Multilevel Inverter 
Multilevel inverters are another option that can be connected between photovoltaic panels 
and local load/power grid. Multilevel inverters consist of power switches, diodes, and 
capacitors working as voltage sources for the circuit. The output signal of multilevel inverters 
is a stepped waveform which can be filtered to achieve a sinusoidal waveform as the output of 
the interface circuit. Some primary advantages of using multilevel inverters are [13]: 
1) Distortion in the output voltage signal and ௗ௩ௗ௧ is very low in these inverters. 
Figure  2-4 Boost Using a DC-DC Converter and a DC-AC Inverter 
Figure  2-5 DC-DC Boost Converter
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2) These inverters can operate using lower switching frequencies. 
3) Smaller filter can be used to provide an acceptable sinusoidal waveform out of the 
output signal of the inverter, therefore reducing the total cost of the system. 
However, aside from noted advantages, various disadvantages are also associated with this 
interface, too. Increased complexity of the inverter control system is one of the difficulties of 
using these inverters. Also, because of the increase in the number of components used in the 
circuit, the reliability of the system lessens and its cost increases [14]. 
 2.6 Interface Circuit using a Z-Source Inverter 
Impedance source or Z-source inverter is another option that can connect photovoltaic 
modules to the local load/power grid. Z-source inverters can boost and invert in one stage using 
fewer solid state switches than conventional boost inverter circuits. Figure 2-6 shows the 
general structure of a Z-source inverter. Switches used in the inverter block can either be a 
power transistor in parallel with an anti-parallel diode (as shown in Figure 2-7) or a power 
transistor in series with a power diode (as shown in Figure 2-8). Typically, a diode is connected 
in series with the input source to prevent reverse current flow. The advantage of using a Z-
source inverter is that it can be used as a Buck-Boost inverter, meaning that amplitude of the 
output signal can be less or more than the input voltage. However, a disadvantage of using the 
Z-source inverter is that its input current has high ripples that put stress on the inductor and 
capacitor located in the DC side of the circuit [15], [16]. 
 
 
 
 
 
 
 
 
 
 
 
Figure  2-6 General Structure of the Z-source Inverter 
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 2.7 Interface Circuit using a Single–Stage Boost Inverter 
The final interface circuit discussed in this chapter and majority of this thesis 
discussions will be based on it is a boost inverter. By using this inverter with a special type of 
switching pattern (to be discussed later) and an appropriate control strategy, boosting and 
inverting input DC voltage into a sinusoidal waveform in one stage can be achieved. The 
circuit configuration of a boost inverter has been shown in Figure 2-9. A detailed explanation 
of circuit performance, switching pattern, and control strategy used to obtain the desired output 
signal will be provided in the following chapters. 
 
 
  
 
 
 
 
 
  
 2.8 Conclusion 
In this chapter, various interface circuits that can be connected between the 
photovoltaic panels and the electric grid/local load are presented and for each circuit, the 
advantage and disadvantages of using these circuits are mentioned. These interface circuits are 
necessary because the input voltage source, assumed to be a photovoltaic panel, generates a DC 
voltage and a sinusoidal waveform is desired in the output (electric grid/local load). Therefore, 
Scn Sbn San 
Scp Sbp Sap 
Figure  2-8 Inverter Block of Figure 2.6 Using a Power Switch with a Diode in Series
Figure  2-9 Circuit Configuration of a Single-Stage Three-Phase Boost-Inverter 
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an interface circuit should convert the input DC signal to an AC signal. In Chapter 4, some 
investigation on reduction of the boost inverter size would be done and then, performance of 
this inverter will be investigated using a special pulse width modulation switching technique 
and an appropriate control strategy. 
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Chapter 3 - Overview of Pulse Width Modulation (PWM) 
 3.1 Introduction 
Pulse Width Modulation (PWM) is one of the most popular switching strategies used to 
control output voltage of inverters. This method is based on changing the duty cycle of inverter 
switches in order to reduce harmonics in the output waveform of the inverter. Although a lot of 
research has been conducted in developing several types of PWM techniques, the basics of 
PWM is to compare a reference waveform and a carrier waveform (usually a sawtooth or 
triangular waveform) and set the duty cycle of the switches based on this comparison. 
In this chapter, a brief introduction to different types of PWM will be given. In Section 3.2, a 
brief introduction of pulse width modulation and its fundamentals is given and, in its following 
sections, different methods of modulation are discussed. In Section 3.3, naturally sampled 
pulse width modulation is introduced. This method has been discussed using two types of 
carrier waveform. In Subsection 3.3.1, a sawtooth carrier waveform is used and in Subsection 
3.3.2, a triangle carrier waveform is used. In Section 3.4, regular sampled pulse width 
modulation is defined. This method is studied in more detail in Subsections 3.4.1 and 3.4.2 
using sawtooth and triangle carrier waveforms. In Section 3.5, space vector pulse width 
modulation (SVPWM) is described and in Section 3.6, its relationship to sampled PWM is 
discussed. In the last section, a conclusion of chapter is given. 
 3.2 Pulse Width Modulation Fundamentals 
In general, the concept of pulse width modulation method is to compare a high 
frequency carrier waveform with a low frequency reference waveform and use the comparison 
results to determine ‘ON’ and ‘OFF’ times of the switch. Therefore, the first objective is to find 
the ‘ON’ and ‘OFF’ times of each switch in order to achieve these pulses. Based on this 
information, the final result of all modulation methods is a train of pulses. The problem 
associated with these trains of pulses is that they contain higher harmonics as well as the main 
harmonic. Therefore, second goal of every PWM strategy is to minimize these unwanted 
harmonic distortions. Minimizing these unwanted harmonics from the output waveform will 
also reduce the losses in the system. 
The most popular method of finding harmonic components of a PWM signal has been 
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developed by Bowes and Bird [17]. 
In this method, two time variable signals are defined as: 
ݔሺݐሻ ൌ ߱௖ݐ ൅ Ɵ௖           (3.1) 
ݕሺݐሻ ൌ ߱௢ݐ ൅ Ɵ௢           (3.2) 
Where ߱௖ ൌ ଶగ೎்  and ߱௢ ൌ
ଶగ
೚்
 are the carrier and reference angular frequency, ௖ܶ and ௢ܶare the 
carrier and reference signal period interval and Ɵ௖ and Ɵ௢ are phase angle of carrier and 
reference signals, respectively. 
A function can be defined as ݂ሺݐሻ ൌ ݂ሺݔሺݐሻ, ݕሺݐሻሻ where the value of the function can be 
assumed to be the output voltage of an inverter leg. While both ݔሺݐሻ and ݕሺݐሻ are periodic, 
value of ݂ሺݐሻ is constant for cyclic variations of ݔሺݐሻ and ݕሺݐሻ. Also, if both the carrier and 
reference waveform frequencies are scaled to be presented in radians so that they span from – ߨ 
to ߨ, there are some contours within the [– ߨ:ߨ,– ߨ:ߨ] square (unit cell) in which the value of 
the function ݂ሺݐሻ is constant. Figure 3-1 shows contours associated with a sample function 
within the unit cell. 
 
Figure  3-1 Contours of a Sample Function within a Unit Cell 
 
The value of the function ݂ሺݐሻ ൌ ݂ሺݔሺݐሻ, ݕሺݐሻሻ at any point in the unit cell can be expressed as 
a Fourier series. For a two variable function, the Fourier series is defined as: 
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݂ሺݔ, ݕሻ ൌ ܣ଴଴2 ൅෍ሾܣ଴௡
ஶ
௡ୀଵ
cosሺ݊ݕሻ ൅ ܤ଴௡ sinሺ݊ݕሻሿ ൅ ෍ሾܣ௠଴
ஶ
௠ୀଵ
cosሺ݉ݔሻ ൅ ܤ௠଴ sinሺ݉ݔሻሿ
൅ ෍ ෍ ሾܣ௠௡
ஶ
௡ୀିஶ
ሺ௡ஷ଴ሻ
cosሺ݉ݔ ൅ ݊ݕሻ ൅ ܤ௠௡ sinሺ݉ݔ ൅ ݊ݕሻሿ
ஶ
௠ୀଵ
																																	ሺ3.3ሻ 
Where 
ܣ௠௡ ൌ 12ߨଶ න න ݂ሺݔ, ݕሻ cosሺ݉ݔ ൅ ݊ݕሻ ݀ݔ݀ݕ
గ
ିగ
గ
ିగ
																																																																										ሺ3.4ሻ 
ܤ௠௡ ൌ 12ߨଶ න න ݂ሺݔ, ݕሻ sinሺ݉ݔ ൅ ݊ݕሻ ݀ݔ݀ݕ
గ
ିగ
గ
ିగ
																																																																											ሺ3.5ሻ 
By replacing equations (3.1) and (3.2) into equation (3.3), the result will be: 
݂ሺݔ, ݕሻ ൌ ܣ଴଴2 ൅෍ሾܣ଴௡
ஶ
௡ୀଵ
cosሺ݊ሺ߱௢ݐ ൅ Ɵ௢ሻሻ ൅ ܤ଴௡ sinሺ݊ሺ߱௢ݐ ൅ Ɵ௢ሻሻሿ
൅ ෍ሾܣ௠଴
ஶ
௠ୀଵ
cosሺ݉ሺ߱௖ݐ ൅ Ɵ௖ሻሻ ൅ ܤ௠଴ sinሺ݉ሺ߱௖ݐ ൅ Ɵ௖ሻሻሿ
൅ ෍ ෍ ሾܣ௠௡
ஶ
௡ୀିஶ
ሺ௡ஷ଴ሻ
cosሺ݉ሺ߱௖ݐ ൅ Ɵ௖ሻ ൅ ݊ሺ߱௢ݐ ൅ Ɵ௢ሻሻ
ஶ
௠ୀଵ
൅ ܤ௠௡ sinሺ݉ሺ߱௖ݐ ൅ Ɵ௖ሻ 	൅ ݊ሺ߱௢ݐ ൅ Ɵ௢ሻሻሿ																																																							ሺ3.6ሻ 
In the equation above, ஺బబଶ  is the DC offset component of the PWM waveform, ‘m’ is the carrier 
index variable and ‘n’ is the baseband index variable. Frequency of each harmonic of output 
voltage can be defined as ‘m߱௖ ൅ ݊߱௢’. For example, ݉ ൌ 1 and ݊ ൌ 2 is the second sideband 
harmonic in the group of harmonics around the main carrier harmonic. 
Generally, the ratio of ߱௢ and ߱௖ is not always an integer. Therefore, the pulse train which is 
the output waveform of one leg of the inverter is not periodic. However, if equations (3.4) and 
(3.5) are evaluated over many cycles of the reference waveform, eventually, integration of 
carrier cycles will also be periodic. 
Two methods exist to determine the ‘ON’ time of switches in a power inverter. In the 
following sections, each PWM method is investigated using one leg of an inverter. These 
methods are [18]: 
1) Naturally Sampled PWM 
2) Regular Sampled PWM 
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 3.3 Naturally Sampled Pulse Width Modulation 
The most straightforward modulation strategy is naturally sampled pulse width 
modulation. In this method, a low frequency reference waveform is compared to a high 
frequency carrier waveform. At any instant, if the reference waveform is greater than the 
carrier waveform, the output signal is equal to its upper bound and if the reference waveform is 
less than the carrier waveform, the output signal is equal to its lower bound value. In order to 
be able to get a sinusoidal output using this method, the reference waveform should be in the 
form of: 
ݒ௥ ൌ ܯܿ݋ݏሺ߱௢ݐ ൅ Ɵ௢ሻ           (3.7) 
Where M is the modulation index, ߱௢ is the desired output frequency and Ɵ௢ is the output 
phase. 
Two types of waveforms can be used as the carrier waveform. The carrier waveform 
can either be a sawtooth or a triangle waveform [18]. 
 3.3.1 Sine-Sawtooth Modulation 
Figure 3-2 shows one leg of an inverter in which naturally sampled Sine-Sawtooth 
modulation is implemented. As mentioned before, this modulation compares a sinusoidal 
reference waveform to a sawtooth waveform and, based on the comparison, either the top 
switch (Sap) or the bottom switch (San) turns on. Therefore, if it is assumed that the value of the 
function ݂ሺݔ, ݕሻ is equal to ஺ܸே, only two values for the function can be obtained,  2 ௗܸ௖ and 0. 
The unit cell in Figure 3-3 shows values of the function based on variations in the reference 
and carrier signal. 
 
Sap 
- 
+ - - 
+ 
San 
P 
Z 
N
Vdc 
Vdc 
+
A
Figure  3-2 One Leg of an Inverter
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Figure  3-3 Unit Cell for Sine-Sawtooth Naturally Sampled PWM 
The boundary between two areas defines intersection points of carrier and reference 
waveform. If phase angles of both reference and carrier waveforms are zero, for particular 
values of ߱௖ and ߱௢, these points can be found by intersecting ݕ ൌ ఠ೚ఠ೎ ݔ line with the boundary 
locus (It should be noted that while both ݔ and ݕ are periodic in time, the unit cell is replicating 
in both directions as shown in Figure 3-4). 
 
Figure  3-4 Replicated Unit Cells along both X-Axis and Y-Axis 
Therefore, ݂ሺݔ, ݕሻ changes from 0 to 2 ∗ ௗܸ௖ when 
ݔ ൌ ߨሺ2 ∗ ݊ െ 1ሻ																																		݊ ൌ 0,1, …        (3.8) 
And it changes from 2 ∗ ௗܸ௖ to 0 when 
ݔ ൌ 2ߨ ∗ ݊ ൅ ߨܯܿ݋ݏሺ߱௢ݐሻ																݊ ൌ 0,1,…       (3.9) 
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Using the x-values above, value of the function ݂ሺݔ, ݕሻ can be plotted with respect to the 
reference waveform as shown in Figure 3-5. 
  
Figure  3-5 a) Three Unit Cells Showing the Relationship between Reference and Carrier 
Waveform and Their Boundary b) The Value of f(x,y) with respect to the Carrier 
Waveform in Sine-Sawtooth Modulation 
By having the waveform of ݂ሺݔ, ݕሻ as shown in Figure 3.5b, coefficients of the Fourier 
series can be found by using equations (3.4) and (3.5). After finding all coefficients, ݂ሺݔ, ݕሻ 
can be written as a summation of its harmonics using equation (3.6). 
 3.3.2 Sine-Triangle Modulation 
The more common type of naturally sampled PWM is the Sine-Triangle modulation. In 
this method, a reference sinusoidal waveform is compared to a triangular waveform. If this 
method is applied to one leg of an inverter, as shown in Figure 3-2, the value of the function 
݂ሺݔ, ݕሻ, which is ஺ܸே, can only take two values, 2 ௗܸ௖ and 0. The unit cell in Figure 3-6 shows 
values of the function based on variations in the reference and carrier signals. 
As in the previous case, the same process can be performed to find the value of the function. 
In this case, ݂ሺݔ, ݕሻ changes from 0 to 2 ∗ ௗܸ௖ when 
ݔ ൌ 2ߨ݊ െ గଶ ሺ1 ൅ ܯܿ݋ݏ߱௢ݐሻ																																		݊ ൌ 0,1, …               (3.10) 
And it changes from 2 ∗ ௗܸ௖ to 0 when 
ݔ ൌ 2ߨ݊ ൅ గଶ ሺ1 ൅ ܯܿ݋ݏ߱௢ݐሻ																																		݊ ൌ 0,1, …                          (3.11) 
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Figure  3-6 Unit Cell for Sine-Triangle Naturally Sampled PWM 
Using the x-values above, value of the function ݂ሺݔ, ݕሻ can be plotted with respect to the 
reference waveform as shown in Figure 3-7. 
  
Figure  3-7 a) Three Unit Cells Showing the Relationship between Reference and Carrier 
Waveform and Their Boundaries b) Value of f(x,y) with respect to the Carrier 
Waveform in Sine-triangle Modulation 
By using equations (3.4) and (3.5), coefficients of the output waveform can be found.  
The advantage of using a sinusoidal over a sawtooth reference waveform is that all even 
baseband harmonics around the even carrier wave harmonics and all odd baseband harmonics 
around the odd carrier wave harmonics are zero. 
-3 -2 -1 0 1 2 3
-3
-2
-1
0
1
2
3
x (carrier waveform)
y 
(re
fe
re
nc
e 
w
av
ef
or
m
)
-2 0 2 4 6 8
0
2
4
6
x (carrier waveform)
y 
(re
fe
re
nc
e 
w
av
ef
or
m
)
-2 0 2 4 6 8
0
0.5
1
x (carrier waveform)
f(x
,y
)
+2Vdc 0 0 
 2Vdc 
20 
 
 3.4 Regular Sampled Pulse Width Modulation 
The biggest issue associated with naturally sampled PWM is complexity associated 
with finding the intersection points between the reference and carrier waveforms is complex. 
Therefore, an alternative method, called “regular sampled pulse width modulation”, can be 
used. In this method, the reference waveform is sampled and held constant during sample 
points and then, the new sampled waveform is compared to the carrier waveform. As in 
naturally sampled PWM, the carrier waveform can either be a sawtooth waveform or a triangle 
waveform. 
 3.4.1 Sawtooth Carrier 
In this strategy, samples are taken at the intersection of the reference waveform and 
rising edge of the sawtooth waveform. The value of the sampled function is then held constant 
until the next sampling point as shown in Figure 3-8. 
  
Figure  3-8 Sawtooth Carrier Regular Sampled PWM 
If one leg of an inverter, as shown in Figure 3-2 is used and the assumption is made that 
value of ݂ሺݔ, ݕሻ is equal to ஺ܸே, based on the figure above, intersection points can be found by 
crossing the boundary locus and a step function whose value is held constant over each period 
of the carrier waveform, shown in Figure 3-9 below. (The boundary locus is identical to that 
shown in Figure 3-4).  
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Figure  3-9 a) Three Unit Cells Showing the Relationship between Reference and Carrier 
Waveform and Their Boundary b) Value of f(x,y) with respect to the Carrier Waveform 
in Sawtooth Carrier Modulation 
Therefore, ݂ሺݔ, ݕሻ changes from 0 to 2 ∗ ௗܸ௖ when 
ݔ ൌ ߨሺ2 ∗ ݊ െ 1ሻ																																		݊ ൌ 0,1, …                 (3.12) 
And it changes from 2 ∗ ௗܸ௖ to 0 when 
ݔ ൌ ߨܯܿ݋ݏ ቀఠ೚ఠ೎ 2ߨ݊ቁ ൌ ߨܯܿ݋ݏሺݕ
ᇱሻ																݊ ൌ 0,1, …                                (3.13) 
Where: 
ݕᇱ ൌ ݕ െ ఠ೚ఠ೎ ሺݔ െ 2ߨ݊ሻ                                                                                                         (3.14) 
 3.4.2 Symmetrical Regular Sampled PWM 
Symmetrical regular sampled PWM can be achieved if the same strategy as Section 
3.4.1 is used with a triangular carrier waveform instead of a sawtooth carrier waveform. In this 
method, the reference waveform is sampled once every carrier period at the positive or 
negative peak of the carrier waveform and held constant until the next peak (as demonstrated in 
Figure 3-10). If function ݂ሺݔ, ݕሻ is defined as ஺ܸே in Figure 3-2, the same method as previously 
described can be used to find the intersection points as shown in Figure 3-11. 
 
-8 -6 -4 -2 0 2 4 6 8
0
2
4
6
x (carrier waveform)
y 
(re
fe
re
nc
e 
w
av
ef
or
m
)
-8 -6 -4 -2 0 2 4 6 8
0
0.5
1
1.5
2
x (carrier waveform)
f(x
,y
)
 
2Vdc 
22 
 
 
Figure  3-10 Symmetrical Regularly Sampled PWM Sampling Method 
 
Figure  3-11 a) Three Unit Cells Showing the Relationship between Reference and 
Carrier Waveform and Their Boundary b) Value of f(x,y) with respect to the Carrier 
Waveform in Symmetrical Regular Sampled PWM 
 3.4.3 Asymmetrical Regular Sampled PWM 
Compared to symmetrical regular sampled PWM in which the reference is sampled 
once every carrier interval, in asymmetrical regular sampled PWM, the reference is resampled 
every half carrier interval at both positive and negative carrier peaks. Therefore, two samples 
are present in every carrier interval as shown in Figure 3-12. 
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Figure  3-12 Asymmetrical Regularly Sampled PWM Sampling Method 
 3.5 Space Vector Pulse Width Modulation 
One of the most popular types of pulse width modulation methods is space vector pulse 
width modulation (SVPWM). In order to understand the SVPWM method, six vectors are 
assumed, as shown in Figure 3-13. Each of these six vectors, which divide the [0,2π] interval 
into six parts, represents one of the switches of an inverter i.e. voltage source inverter. Half of a 
circle with a center at the intersection point of these vectors is then assumed. This half circle is 
rotating counterclockwise with an angular frequency of 2ߨ݂ where ݂ is the desired output 
frequency. At each instance, three of the six vectors fall inside this half circle. Switches 
associated with vectors inside the half circle at each instance are assumed to be ‘ON’. If the 
angle associated with Sap is assumed to be Ɵ ൌ 0, Table 3-1 shows the on switches with respect 
to Ɵ. 
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Figure  3-13 Vectors Dividing the Plane into Six Parts 
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Table  3-1 ON Times of Switches of a Voltage Source Inverter based on Figure 3-13 
Sector                                             Ɵ                                              ON Switches 
    I                                             0<Ɵ<గଷ                                          Sap , Sbn , Scp 
   II                                            గଷ<Ɵ<
ଶగ
ଷ                                          Scn , Sap , Sbn 
  III                                            ଶగଷ <Ɵ<
ଷగ
ଷ                                        Sbp , Scn , Sap 
  IV                                            ଷగଷ <Ɵ<
ସగ
ଷ                                        San , Sbp , Scn 
   V                                            ସగଷ <Ɵ<
ହగ
ଷ                                        Scp , San , Sbp 
  VI                                            ହగଷ <Ɵ<
଺గ
ଷ                                        Sbn , Scp , San 
Based on information in Table 3-1, line to neutral voltages across each phase of the load 
can be found (load assumed to be in Y configuration). For example, in sector I, Sap , Sbn , Scp are 
ON meaning that the equivalent circuit of the inverter is as shown in Figure 3-14. This 
information is provided in Table 3-2. 
 
 
 
 
 
 
 
 
Table  3-2 Voltage Across each Phase of Load in Different Sectors  
Sector                              VAN                              VBN                              VCN 
    I                                     ௏೏೎ଷ                              
ିଶ௏೏೎
ଷ                               
௏೏೎
ଷ  
   II                                   ଶ௏೏೎ଷ                               
ି௏೏೎
ଷ                              
ି௏೏೎
ଷ  
  III                                    ௏೏೎ଷ                                 
௏೏೎
ଷ                             
ିଶ௏೏೎
ଷ  
  IV                                  ି௏೏೎ଷ                                
ଶ௏೏೎
ଷ                              
ି௏೏೎
ଷ  
   V                                 ିଶ௏೏೎ଷ                                 
௏೏೎
ଷ                                
௏೏೎
ଷ  
  VI                                  ି௏೏೎ଷ                               
ି௏೏೎
ଷ                               
ଶ௏೏೎
ଷ  
Vdc 
A C 
B 
N 
Figure  3-14 Equivalent Circuit of a Three Phase Voltage Source Inverter in Sector I
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Now, a space vector can be defined as shown below. 
Vs=
ଶ
ଷ ሺ ஺ܸே ൅ ݁௝
మഏ
య ஻ܸே ൅ ݁௝
రഏ
య ஼ܸேሻ            (3.15) 
Using equation (3.15) for each row of Table 3-2 gives a vector associated with it. These vectors 
are shown in Table 3-3. 
Table  3-3 Space Vector Values in Different Sectors 
Sector                                                                                 Vs 
    I                                                                                     ଶଷ ௗܸ௖݁௝
ఱഏ
య  
   II                                                                                     ଶଷ ௗܸ௖݁௝଴ 
  III                                                                                    ଶଷ ௗܸ௖݁௝
ഏ
య  
  IV                                                                                    ଶଷ ௗܸ௖݁௝
మഏ
య  
   V                                                                                    ଶଷ ௗܸ௖݁௝
యഏ
య  
  VI                                                                                    ଶଷ ௗܸ௖݁௝
రഏ
య  
As it can be seen in Table 3-3, all space vectors have the same magnitude and each two 
consecutive space vector are 60 degrees apart. These vectors are shown in Figure 3-15. 
 
 
 
 
 
 
 
 
 
 
In general, the goal of every switching strategy is to make the desired output phase voltages to be 
sinusoidal with identical amplitude and 120 degrees difference. If it is assumed that the phase 
V1 
V6 V5 
V4 
V2 V3 
Figure  3-15 Space Vectors for Different Sectors 
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voltages are ஺ܸே∗ ൌ ௠ܸsin	ሺ߱ݐሻ, ஻ܸே∗ ൌ ௠ܸ sin ቀ߱ݐ െ ଶగଷ ቁ and ஼ܸே∗ ൌ ௠ܸsin	ሺ߱ݐ െ
ସగ
ଷ ሻ, the space 
vector associated with these three voltages can be found using equation (3.15). 
Vs=
ଶ
ଷ ሺ ஺ܸே ൅ ݁௝
మഏ
య ஻ܸே ൅ ݁௝
రഏ
య ஼ܸேሻ=	ଶଷ ቀ ௠ܸ sinሺ߱ݐሻ ൅ ݁௝
మഏ
య ௠ܸ sin ቀ߱ݐ െ ଶగଷ ቁ ൅ ݁௝
రഏ
య ௠ܸ sin ቀ߱ݐ െ
ସగ
ଷ ቁቁ ൌ ௠ܸ݁௝ఠ௧                       (3.16) 
This vector has a constant amplitude of ‘Vm’ and is rotating with an angular frequency of ‘ω’. 
Therefore, at each instance, this vector falls into one of the sectors shown in Figure 3-15. In 
every sector, this vector should be written as a linear combination of the zero vector and two 
space vectors surrounding that vector. For example, if the desired space vector is between V1 and 
V2: 
Vs=d1V1+d2V2+dzVz            (3.17) 
Values of ‘di’ above can be found using the following equations which is based on law of Sines. 
 
 
 
 
 
 
 
 
 
௠ܸ
sin	ሺ2ߨ3 ሻ
ൌ ݀ଵሺ
2 ௗܸ௖3 ሻ
sin	ሺߨ3 െ Ɵሻ
ൌ ݀ଶሺ
2 ௗܸ௖3 ሻ
sin	ሺƟሻ ⇒ ݀ଵ ൌ
√3 ௠ܸ
ௗܸ௖
sin	ሺߨ3 െ Ɵሻ 
																																																																						݀ଶ ൌ √3 ௠ܸௗܸ௖ sin	ሺƟሻ 
																																																																						݀௭ ൌ 1 െ ݀ଵ െ ݀ଶ																																																													ሺ3.18ሻ 
‘d1’,’d2’ and ‘dz’ are duty ratios in [0,1] interval and defined as ݀ଵ ൌ ௧భೞ், ݀ଶ ൌ
௧మ
ೞ்
 and ݀௭ ൌ ௧೥ೞ் 
where ‘t1’ is the time that the system should stay in ‘V1’, ‘t2’ is the time that the system should 
stay in ‘V2’, ‘tz’ is the time that the system should stay in ‘Vz’ and ‘Ts’ is the switching cycle 
period (ݐଵ ൅ ݐଶ ൅ ݐ௭ ൌ ௦ܶ). 
V1 
V2 
Vs 
 
Ɵ 
d1V1 
d2V2 
Figure  3-16 Desired Space Vector Shown as a Linear Summation of two Space Vectors 
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logical NOT of Sap), the third plot shows the switching pattern for Sbp (switching pattern for Sbn 
is logical NOT of Sbp), the fourth plot shows the switching pattern for Scp (switching pattern for 
Scn is logical NOT of Scp), the fifth plot shows the pattern for the output Vab (derived from 
subtracting switching pattern of Sbp from Sap), the sixth plot shows the pattern for the output Vbc 
(derived from subtracting switching pattern of Scp from Sbp) and the seventh plot shows the 
pattern for the output Vca (derived from subtracting switching pattern of Sap from Scp). The length 
of each switching pulse can be found using the equations below. In these equations, ௦ܶ ൌ ଵ௙ೞ, 
where fs is the switching frequency and ω is the desired output angular frequency. Proof of these 
equations is out of the discussions of this thesis and can be found in pulse width modulation 
literature. 
ଵܶ ൌ ௦ܶ2 ൜1 ൅ ܯܿ݋ݏሺ
߱ሺݐ௜ ൅ ݐ௜ାଵሻ
2 ሻൠ																																																																																																				ሺ3.19ሻ 
ଶܶ ൌ ௦ܶ2 ቊ1 ൅ ܯܿ݋ݏሺ
߱ሺݐ௜ ൅ ݐ௜ାଵሻ
2 െ
2ߨ
3 ሻቋ																																																																																								ሺ3.20ሻ 
ଷܶ ൌ ௦ܶ2 ቊ1 ൅ ܯܿ݋ݏሺ
߱ሺݐ௜ ൅ ݐ௜ାଵሻ
2 ൅
2ߨ
3 ሻቋ																																																																																								ሺ3.21ሻ 
Based on these equations, length of pulses of line to line voltage can be found. 
ସܶ ൌ ଵܶ െ ଶܶ2 ൌ
௦ܶ
4 ቊ√3ܯܿ݋ݏሺ
߱ሺݐ௜ ൅ ݐ௜ାଵሻ
2 ൅
ߨ
6ሻቋ																																																																										ሺ3.22ሻ 
ହܶ ൌ ଶܶ െ ଷܶ2 ൌ
௦ܶ
4 ቊ√3ܯܿ݋ݏሺ
߱ሺݐ௜ ൅ ݐ௜ାଵሻ
2 െ
ߨ
2ሻቋ																																																																									ሺ3.23ሻ 
Comparing equations (3.22) and (3.23) with equation (3.18) shows that these two methods result 
in similar switching time intervals [18]. 
 3.7 Conclusion 
In this chapter, various methods for pulse width modulation were introduced. In all 
these methods, a reference waveform is compared to a carrier waveform, and the result is used 
to set ‘ON’ and ‘OFF’ times of the switches. In the first method, which is called naturally 
sampled pulse width modulation, direct comparison results of the two waveforms are used to 
select when a switch is ‘ON’ or ‘OFF’. However, in order to find transition points from ‘ON’ 
to ‘OFF’ and vice versa, a complex nonlinear equation should be solved. This problem can be 
solved by using regular sampled pulse width modulation. In this method, the carrier waveform 
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is sampled and then gets compared to the reference waveform. Then, the concept of space 
vector pulse width modulation (SVPWM) was described and its relation to regular sampled 
PWM was discussed. 
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Chapter 4 - Integration of DC Link Inductor of the Single-Stage 
Boost Inverter with Photovoltaic Panel 
 4.1 Introduction 
There are several passive components in the configuration of power electronic circuits. 
Physical structure of these components causes them to have a big size. Therefore, in order to 
reduce the total size of the circuit, integrating these passive components with other circuit 
components into a single package seems a legitimate solution. While majority of work in this 
thesis focuses on boost inverter, the goal of this chapter is to integrate the DC link inductor of 
the boost inverter with its input voltage source which is assumed to be a photovoltaic panel. 
This chapter contains five sections. In Section 4.2, a review of solar panels is presented. 
In Section 4.3, a boost inverter as an option for connecting renewable energy resources to a local 
load or the grid is briefly discussed. In Section 4.4, reasons and methods for integrating various 
electric components with other circuit components are presented and some previous work in this 
field is discussed. In Subsection 4.4.1, ANSYS Q3D software, which can be used to find the 
parasitic value of electrical components, is introduced. Astronergy CHSM6610M photovoltaic 
panel is modeled using this software and is attempted to integrate the DC link inductor of the 
boost inverter with the photovoltaic panel by modeling the inductor as a copper wire on the back 
of the panel. Finally, simulation results showing the inductance value gained from three different 
wiring configurations is presented. In Section 4.5, the chapter conclusion is given. 
 4.2 Solar Panel 
As previously mentioned, one of the sustainable energy resources is solar energy. High-
tech solid state technology has enabled humans to design photovoltaic panels which produce 
DC electricity when sunlight shines on the photovoltaic array. Figure 4-1 shows an 
Astronergy CHSM6610M photovoltaic panel [19]. As shown in this figure, the panel consists 
of 60 cells that have been connected in series. While cells in the panel have been connected in 
series, the current passing through the panel is equal to the current of each cell. Also, panel 
voltage is equal to voltage of each cell multiplied by the number of cells in the panel. It is of 
great importance to note that if any cell is shaded, its current will decrease, thus causing 
decrease of the total panel current (the current of the panel is equal to the minimum current of 
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slightly. In order to get maximum possible power from the panel at different environment 
conditions, panel output is connected to a maximum power point tracker (MPPT) which keeps 
the operating point of the photovoltaic panel at its maximum power point by using a control 
strategy. Output of the MPPT can be connected to an inverter converting DC voltage to AC 
voltage which can be connected to the grid or local load. 
Table  4-1 Electrical Specifications of Astronergy CHSM6610M photovoltaic panel [19] 
open circuit voltage 37.48 V 
short circuit current 8.52 A 
maximum power voltage 29.03 V 
Maximum power current 7.93 A 
Maximum power 230 W 
 4.3 Power Electronic Interface Circuits between Renewable Energy 
Resources and Local Load/Grid 
 
Renewable energy resources are connected to the local load or power grid by power 
electronic interface circuits. Several circuit topologies are available for this application with 
the most popular being current source inverters (CSI), voltage source inverters (VSI), 
multilevel inverters, and matrix converters (as discussed in previous chapter). 
A single-stage three-phase boost inverter was shown in Figure 2-9. By using a special 
switching pattern with this inverter, input voltage, which can be the voltage of a photovoltaic 
panel (DC voltage), can be boosted and output voltage of the inverter is a sinusoidal 
waveform. The switching pattern, operation, and control strategy used to convert DC input 
voltage into a sinusoidal waveform will be discussed in future chapters. In order to boost 
small input DC voltages to desired output voltage (rms line to line of 208v), an inductor with 
a huge inductance value in the DC side of the circuit is needed. These inductors usually take a 
lot of space, so integrating this inductor with another component in the circuit would decrease 
the total size of the circuit. 
 4.4 Integration of Electric Components in a Circuit 
 
In most of the power converters, passive components such as inductors, capacitors and 
transformers are the bulkiest parts of the circuit and, therefore, these elements determine the 
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 4.4.1 Integration of Capacitors into PCB 
Capacitor integration into PCB can be done using capacitive materials as one layer, while 
two layers of conducting materials on top and bottom of this capacitive layer serve as 
electrodes for the capacitor. Several technologies can be used for this purpose, making it 
possible to achieve a capacitance value of 10nF/cm2 [22]. Two major technologies for 
accomplishing this integration are: 
1) Using FR4-like laminate with high dielectric powder. 
In this method, layers are inexpensive, thick and have low capacity value. 
2) Laminating two resin-coated copper foil layers together. 
This method will result in thin, expensive layers with high capacity value. 
 4.4.2 Integration of Magnetic Components into PCB 
Magnetic components can be integrated into PCBs by using planar windings. In this case, 
tracks on PCB are used as windings. Moreover, the magnetic core can be integrated with 
PCB. This can be done by: 
1) Using soft magnetic metal sheets such as NiFe as a separate layer. 
While permeability and saturation flux density of these materials are very high, they are very 
useful in filtering applications. However, because of high conduction level of these materials, 
high eddy current loss will be present in the core, thus they cannot be used in high frequency 
applications. 
2) Using polymer like materials with ferrite powder (Ferrite Polymer Compound). 
These materials are used in high frequency circuits. However, the primary disadvantage of 
these materials is their huge losses. 
 4.4.3 Integration of Resistors into PCB 
The other electrical component that can be integrated within the PCBs is a resistor. 
Methods for integrating a resistor with a PCB are [20]: 
1) Use of resistive pastes. 
This is the most popular method for integrating a resistor with PCB. However, it is not 
accurate enough and its long term stability is low. 
2) Ohmega Ply process. 
In this method, a thin layer of high resistive metal is placed between the copper layer and 
PCB. This method is more precise and stable. 
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 4.5 Q3D Extractor 
 
In order to find the equivalent model of photovoltaic panel and inductor integration, Q3D 
Extractor software has been used. ANSYS Q3D Extractor software is the premier 3-D and 2-D 
parasitic extraction tool which can be used to find equivalent resistance, inductance, capacitance, 
and conductance of electrical components in any circuit. This software uses the method of 
moments (integral equations) and FEMs to compute these values. 
Conventionally, in order to find inductance value, electromagnetic field simulation tools which 
use finite element analysis (FEA) techniques, are required. However, when the physical structure 
of the circuit becomes more complex, full field simulation becomes a tedious and extensive task. 
In this case, partial element equivalent circuit (PEEC) method is used which utilizes Maxwell’s 
integral equations instead of differential equations and calculates an inductance value based on 
geometry and material information. Q3D extractor is based on PEEC method and has been used 
in this project to calculate the inductance value [23]. 
 4.5.1 Model Development 
An inductor is an electrical component consisting of a conducting material, typically 
copper wire, wrapped around a core of air or a magnetic material. For this particular research, 
in order to achieve maximum inductance value and prevent shadowing on photovoltaic cells, 
the back of the panel has been chosen for wiring. Also, in order to make simulations easier, it 
has been assumed that the core material for the inductor is air. 
The panel used in the simulations is Astronergy CHSM6610M. Information related to cell 
sizing of this panel has been provided in Table 4-2. Figure 4-5 shows one cell of this 
photovoltaic panel modeled in Q3D Extractor software. 
Table  4-2 Sizing Related to the PV Cell 
Symbol Quantity(mm) 
L 155.575 
L1 11 
W 114.3 
W1 38.1 
W2 2 
H (height of the cell) 0.3 
Material Silicon 
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Table  4-5 The Third Wiring Configuration Information 
Symbol Quantity 
Width of copper wire 0.3 mm 
Height of copper wire 4-4.2 mm 
Distance between wires in consecutive turns 0.1 mm 
Distance between PV panel and copper wire 0.1 mm 
Number of turns 144 
Number of layers 1 
 
In this case, while the number of turns of copper wire was too many, the system could not 
handle a huge number of simulations; therefore, the wire height was changed from 4mm to 
4.2mm with step sizes of 0.1mm. Results of this simulation are shown in Figure 4-11. Results 
show that the inductance value in this case for each cell is approximately 1.14mH. Therefore, 
the total inductance value for a panel that has 60 cells (e.g. Astronergy CHSM6610M) will be 
approximately 68mH, completely fulfilling inverter requirements. 
 
Figure  4-10 Third Wiring Configuration Simulation Results 
 4.6 Conclusion 
 
In this chapter, integration of a photovoltaic panel with an inductor has been studied. 
One application of this study is when the goal is to reduce the size of a circuit consisting of a 
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photovoltaic panel as its input energy source and a boost inverter that has an inductor at its DC 
side. It has been assumed that Astronergy CHSM6610M photovoltaic panel is connected to a 
boost inverter with a goal to integrate the panel with the DC-side inductor of the inverter. The 
panel has been modeled in ANSYS Q3D Extractor based on actual sizing. Also, the inductor 
has been modeled as a copper wire. Three different configurations of wiring have been 
designed and simulated to find equivalent DC inductance values of each copper wire. Based on 
the results, the last configuration provides the highest inductance value which is approximately 
1.14mH for each cell. 
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Chapter 5 - Modified Phasor Pulse Width Modulation 
 5.1 Introduction 
As mentioned in Chapter 2, one interface circuit that can connect a photovoltaic panel to a 
local load/electric grid is a current source inverter. By using this inverter with a special type of 
switching pattern and an appropriate control strategy, boosting and inverting input DC voltage 
into a sinusoidal AC waveform in one stage is possible. The circuit configuration of this 
inverter, also called a boost inverter is shown in Figure 5-1. 
 
 
  
 
 
 
 
 
  
 
Previously, some studies have been conducted on the application of using current 
source inverters as a boost inverter for renewable energy systems. In [6], the necessity of a 
“shoot through” state has been emphasized by using Tri-Level PWM Logic instead of Bi-Level 
PWM Logic in order to boost input DC voltage to a required peak to peak AC voltage. 
However, it has been mentioned that because of the switching rate in Tri-Level Logic, loss in 
this case is more than Bi-Level PWM Logic. In circuit experiments, a large inductor of 100mH 
and a switching frequency of 1.2 kHz have been used and results show a maximum boost of 
3.3 for the ratio of rms line to line voltage to the DC source voltage. In [4], a transformerless 
three-phase current-source inverter has been presented which provides an output voltage of 
several hundred volts when its input is connected to a photovoltaic module. Also, it has been 
mentioned that this inverter can directly be connected to the grid. In this paper, space vector 
modulation (SVM) has been applied to phase currents of the current source inverter which 
calculates duty cycles of switching states depending on a reference current vector. These duty 
Figure  5-1 Circuit Configuration of a Single-Stage Three-Phase Boost-Inverter 
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cycles have been calculated based on the assumption that the average value of the DC link 
current over each switching cycle is constant. The switching frequency used in [4] to do the 
tests is a relatively high frequency of 25 kHz. Finally, a PI controller has been used in order to 
control the DC link current. With the descriptions above, the efficiency of the system is 
approximately 97% and total harmonic distortion (THD) is about 4.5%. In [5], the concept of 
one cycle control (OCC) has been proposed and then, this concept and also the conventional 
pulse width modulation method have been used with a current source inverter for grid 
connection applications. In this paper, the DC inductance value has been kept low (0.55 mH). 
This would help reduce size, weight, and power dissipation of the inductor which would 
improve the dynamic response of the system. Also it has been mentioned that using the OCC 
control method will simplify the control circuit as no microprocessor is necessary in this 
control algorithm, making the transient response faster and increasing system stability. 
Moreover, a relatively precise maximum power point tracking (MPPT) function can be 
integrated with the OCC control system. However, a switching frequency of 40 kHz has been 
used in [5] which is pretty high for renewable energy conversion systems. By applying the 
OCC method to an inverter prototype in [5], an efficiency of approximately 92.7% and a total 
harmonic distortion (THD) of below 5% has been achieved. 
This chapter contains three sections. In Section 5.2, phasor pulse width modulation, 
which is derived based on the concept of space vector pulse width modulation, is defined. 
Then, this method is applied to a boost inverter which helps determine switches that should be 
‘ON’ at each instant and the duration that each switch should be ‘ON’. In Section 5.3, a 
modified version of phasor pulse width modulation is developed. The reason to use the 
modified version is that while real systems have a limited step size, they cannot exactly 
produce the needed time durations. Therefore, some distortions in the output signal will be 
present due to some asymmetric conditions in the switching pattern of switches (pulse 
droppings). Modified phasor pulse width modulation is used to prevent these asymmetric 
conditions. The last section is a conclusion of the chapter. 
 5.2 Phasor Pulse Width Modulation 
In this section, Phasor Pulse Width Modulation (PPWM) which is derived based on the 
concept of Space Vector Pulse Width Modulation (SVPWM), is defined. It should be noted 
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that in contrast to SVPWM, the switching pattern in PPWM is developed based on phasor 
quantities, not space vectors. 
In this method, at each instance, one switch from the top row (Sap, Sbp, Scp) and one 
switch from the bottom row (San, Sbn, Scn) is ‘ON’. Therefore, there always exists a path for the 
current of the inductor. Every switching cycle is divided into three parts: one charging state, 
and two discharging states. During the charging state, both of the switches in the same leg are 
‘ON’, and during each discharging state, one switch from the top row and one switch from the 
bottom row that are not in the same leg are ‘ON’, simultaneously. In order to find switches that 
are ‘ON’ during each state, the phasor of the output voltage is used. 
If the phasor of the output voltage is mapped in a circle, six line to line voltage phasors 
( ௔ܸ௕, ௕ܸ௖, ௖ܸ௔, ௕ܸ௔, ௖ܸ௕, ௔ܸ௖) are used to divide this circle into six sectors, as shown in Figure 5-2. 
The input DC voltage at each instance falls into one of these sectors. For example, in Figure 5-
2, the input voltage (Vdc) is in sector I. 
 
 
 
 
 
 
 
 
 
 
 
 
 
‘ON’ switches are selected based on the sector containing the DC voltage. The ‘ON’ switches 
in each sector are shown in Figure 5-3 and summarized in Table 5-1. 
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Figure  5-2 Six Sectors Defined Using Line to Line Voltage Phasors 
Vdc 
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Sector IV:  
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Sector V: 
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Figure  5-3 Charging and Discharging States of the Boost Inverter in each Section with 
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Given the pattern of ‘ON’ switches at each instant, the next step is to find the total charging 
and discharging time durations in each switching cycle. Assuming that the input DC voltage 
stays constant during one switching cycle, the following equations can be written for the DC 
link inductor voltage and current: 
During the charging time, 
௅ܸ ൌ ௗܸ௖            (5.1) 
ܫଵ െ ܫ௅బ ൌ ௏೏೎௅೏೎ ݐ௖           (5.2) 
During the first discharging time (assuming the phasor of the output voltage is in sector I), 
௅ܸ ൌ ௗܸ௖ െ ௔ܸ௕                     (5.3) 
ܫଶ െ ܫଵ ൌ ௏೏೎ି௏ೌ್௅೏೎ ݐௗభ           (5.4) 
And during the second discharging: 
௅ܸ ൌ ௗܸ௖ െ ௔ܸ௖                     (5.5) 
ܫ௅ ೞ் െ ܫଶ ൌ ௏೏೎ି௏ೌ ೎௅೏೎ ݐௗమ           (5.6) 
In the above equations, ܫ௅బ is the inductor current at the beginning of the switching cycle, ܫଵ is 
the inductor current after the charging period, ܫଶ is the inductor current after the first 
discharging period and ܫ௅ ೞ் is the inductor current after the second discharging period, i.e., at 
the end of the switching cycle. These equations are summarized in Figure 5-4. 
By adding equations (5.2), (5.4), and (5.6), the result is: 
ܫ௅ ೞ் െ ܫ௅బ ൌ ௏೏೎௅೏೎ ݐ௖ ൅
௏೏೎ି௏ೌ್
௅೏೎ ݐௗభ ൅
௏೏೎ି௏ೌ ೎
௅೏೎ ݐௗమ       (5.7) 
This can be written as: 
ܫ௅ ೞ் െ ܫ௅బ ൌ ௏೏೎௅೏೎ ൫ݐ௖ ൅ ݐௗభ ൅ ݐௗమ൯ െ ሺ
௏ೌ್
௅೏೎ ݐௗభ ൅
௏ೌ ೎
௅೏೎ ݐௗమሻ      (5.8) 
By replacing ݐ௖ ൅ ݐௗభ ൅ ݐௗమ ൌ ௦ܶ and ߂ܫ ൌ ܫ௅ ೞ் െ ܫ௅బ into equation (5.8), the result is: 
ௗܸ௖ ௦ܶ െ ߂ܫ௅ܮௗ௖ ൌ ݒ௔௕ݐௗଵ ൅ ݒ௔௖ݐௗଶ         (5.9) 
By assuming that the system is symmetric, the following equations can be written for output 
voltages: 
ݒ௔௕ሺݐሻ ൌ √3 ௠ܸcos	ሺ߱ݐሻ                   (5.10) 
ݒ௕௖ሺݐሻ ൌ √3 ௠ܸcos	ሺ߱ݐ െ ଶగଷ ሻ                   (5.11) 
ݒ௖௔ሺݐሻ ൌ √3 ௠ܸcos	ሺ߱ݐ െ ସగଷ ሻ                   (5.12) 
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Figure  5-4 Voltage and Current Waveforms of DC Link Inductor in One Switching 
Cycle 
Also, it can be assumed that each discharging period has a duration of: 
ݐௗభ ൌ ݇cos	ሺߙሻ                               (5.13) 
ݐௗమ ൌ ݇cos	ሺߙ െ ଶగଷ ሻ                               (5.14) 
Therefore: 
ݒ௔௕ݐௗଵ ൅ ݒ௔௖ݐௗଶ ൌ √3 ௠ܸ cosሺ߱ݐሻ ݇ cosሺߙሻ ൅ √3 ௠ܸ cos ቀ߱ݐ െ ସగଷ ቁ ݇ cos ቀߙ െ
ଶగ
ଷ ቁ ൌ
௞௏೘√ଷ
ଶ ሺcosሺ߱ݐ െ ߙሻ ൅ cosሺ߱ݐ ൅ ߙሻሻ ൅
௞௏೘√ଷ
ଶ ቀcos ቀ߱ݐ െ ߙ ൅
గ
ଷቁ െ cosሺ߱ݐ ൅ ߙሻቁ ൌ
ଷ௞௏೘
ଶ ቀcos ቀ߱ݐ െ ߙ ൅
గ
଺ቁቁ                   (5.15) 
Substituting equations (5.15) into equation (5.9), the result is: 
ௗܸ௖ ௦ܶ െ ߂ܫ௅ܮௗ௖ ൌ ଷ௞௏೘ଶ ቀcos ቀ߱ݐ െ ߙ ൅
గ
଺ቁቁ                 (5.16) 
As demonstrated in equation (5.16), the left side of the equation is independent of time; 
therefore, the right side should be independent, as well. So, ߱ݐ െ ߙ ൌ ߙ଴ where ߙ଴ is a 
constant. 
ௗܸ௖ ௦ܶ െ ߂ܫ௅ܮௗ௖ ൌ ଷ௞௏೘ଶ ቀcos ቀߙ଴ ൅
గ
଺ቁቁ                 (5.17) 
By finding ‘k’ from equation (5.17) and substituting it into equations (5.13) and (5.14), 
discharging times can be found as: 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
-2
0
2
time
V
L
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ݐௗభ ൌ ଶሺ௏೏೎ ೞ்ି௱ூಽ௅೏೎ሻଷ௏೘ ୡ୭ୱቀఈబାഏలቁ cosሺߙሻ ൌ
ଶሺ௏೏೎ ೞ்ି௱ூಽ௅೏೎ሻ
ଷ௏೘ ୡ୭ୱቀఈబାഏలቁ
cos	ሺ߱ݐ െ ߙ଴ሻ                           (5.18) 
ݐௗమ ൌ ଶሺ௏೏೎ ೞ்ି௱ூಽ௅೏೎ሻଷ௏೘ ୡ୭ୱቀఈబାഏలቁ cos ቀߙ െ
ଶగ
ଷ ቁ ൌ
ଶሺ௏೏೎ ೞ்ି௱ூಽ௅೏೎ሻ
ଷ௏೘ ୡ୭ୱቀఈబାഏలቁ
cos	ሺ߱ݐ െ ߙ଴ െ ଶగଷ ሻ                        (5.19) 
In the steady state condition, the inductor current at the beginning and end of the switching 
cycle are equalሺܫ௅ ೞ் ൌ ܫ௅బሻ. Also, if it is assumed that ߙ଴ ൌ െగ଺ for ease of calculations, 
discharging times can be found as: 
ݐௗభ ൌ ଶ௏೏೎ ೞ்ଷ௏೘ cos	ሺ߱ݐ ൅
గ
଺ሻ                       (5.20) 
ݐௗమ ൌ ଶ௏೏೎ ೞ்ଷ௏೘ cos	ሺ
గ
ଶ െ ߱ݐሻ                   (5.21) 
Given the discharging times, the total charging time can be found by using equation (5.22). 
ݐ௖ ൌ ௦ܶ െ ݐௗభ െ ݐௗమ                    (5.22) 
By applying charging and discharging times calculated from equations (5.20), (5.21), (5.22) in 
every switching cycle to the circuit, a sinusoidal waveform at the output of the circuit can be 
obtained. 
Figure 5-5 shows simulation results for the switching pattern obtained from the above 
formulas for a system with switching frequency of 2.4 kHz with a step size of 10μs. In this 
figure, the first row shows the section that the phasor of the output voltage is in and the rest of 
the figures show the switching pattern that should be applied to Sap, San, Sbp, Sbn, Scp and Scn, 
respectively. The information of Figure 5-5 is summarized in Table 5-1 which shows the ‘ON’ 
time of each switch in each section. 
Table  5-1 Boost Inverter Switch ON Times in PPWM Method 
ON time of Switches 
Section                             Sap            San            Sbp            Sbn            Scp            Scn 
     I                                   Tsw            tc               0               td1            0                td2 
        II                                   td1             0               td2             0              tc              Tsw 
               III                                   0              td2             Tsw            tc              0                td1 
      IV                                   tc             Tsw             td1             0              td2               0 
               V                                    0              td1              0              td2            Tsw              tc 
      VI                                   td2             0               tc              Tsw           td1               td2 
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Figure  5-5 Switching Pattern Obtained from Using Phasor Pulse Width Modulation 
(PPWM) 
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 5.3 Modified Phasor Pulse Width Modulation 
As shown in Figure 5-5, every switch is ON for the total length of a special sector and 
for some periods of time in preceding and subsequent sectors of that sector. However, pulses 
that show ‘ON’ times of a switch in those two sectors are not symmetrical. For example, Figure 
5-6 shows the magnified switching pattern of Sap in sectors six, one and two. The figure 
demonstrates that the switching pattern in sectors six and two are not symmetrical. There are 5 
pulses in sector six while there are 7 pulses in sector two. These unsymmetrical switching 
patterns will increase total harmonic distortion (THD) in the output signal. 
 
Figure  5-6 Switching Pattern for Sap in Phasor Pulse Width Modulation Method 
In order to solve problem, a modified version of phasor pulse width modulation is presented 
here. Before defining this modified version, however, a brief review of DC-DC boost converter 
is required. 
Circuit topology of a DC-DC boost inverter is shown in Figure 5-7. 
 
 
  
 
 
 
 
Operation of this circuit can be summarized as follows: 
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In this case, the inductor is parallel with the voltage source and therefore: 
௜ܸ௡ௗ ൌ ௗܸ௖                     (5.23) 
2) Switch is off 
In this case, the diode conducts and the inductor is in series with the load, therefore: 
௜ܸ௡ௗ ൌ ௗܸ௖ െ ௟ܸ௢௔ௗ                      (5.24) 
Voltage across the inductor for one switching cycle is shown in Figure 5-8. 
 
Figure  5-8 Voltage across the Inductor in DC-DC Boost Converter 
While integration of inductor voltage over this period should be zero, the following 
equations can be written. Assuming that the switch is ON for a total length of tc and the 
switching frequency is fs where ௦ܶ ൌ ଵ௙ೞ 
න ௜ܸ௡ௗ ൌ 0 ⇒ ௗܸ௖ݐ௖ ൅ ሺ ௗܸ௖ െ ௟ܸ௢௔ௗሻሺ ௦ܶ െ ݐ௖ሻ ൌ 0 ⇒ ௟ܸ௢௔ௗௗܸ௖ ൌ
௦ܶ
௦ܶ െ ݐ௖ 																																	ሺ5.25ሻ 
If the charging ratio is defined as ൌ ௧೎
ೞ்
 , the boosting ratio is: 
௟ܸ௢௔ௗ
ௗܸ௖
ൌ 11 െ ݀																																																																																																																																						ሺ5.26ሻ 
Comparing the inductor voltages in Figure 5-4 and Figure 5-8, it can be seen that they follow a 
similar pattern. This idea has been used to develop the modified phasor pulse width 
modulation. 
In the modified phasor pulse width modulation method, results obtained in phasor pulse 
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width modulation method are discretized; meaning that every switching cycle is described by a 
preselected number of points; therefore, instead of having time durations for charging and 
discharging states, these times are presented as a number of points. 
In contrast to the phasor pulse width modulation method where discharging times are first 
found and then, charging time is found by reducing the discharging times from the total 
switching period, in modified phasor pulse width modulation method, first, the number of 
points for the charging state is found by multiplying ‘d’ by the total number of points (Ntotal) 
and taking the integer part of it as shown in equation 5.27.  
݊௖ ൌ ݂݈݋݋ݎሺ݀ ∗ ௧ܰ௢௧௔௟ሻ                   (5.27) 
The remaining points should be divided between the two discharging states. Figure 5-9 shows 
discharging times in the phasor pulse width modulation method in sector I. 
 
Figure  5-9 Discharging Times in Phasor Pulse Width Modulation Method 
As seen in this figure, as one discharging time is increasing (td1), the other discharging time 
is decreasing (td2). Therefore, the number of points associated with these discharging times can 
be approximated by symmetrical increasing and decreasing steps. If the total number of points 
in every switching cycle is assumed to be Ntotal, the number of points in every switching cycle 
associated with the charging time is assumed to be nc and the number of steps is assumed to be 
‘ns’ (length of each step is 
లబഏ
భఴబ
௡ೞ ), the amplitude of steps can be found by using equation 5.28 and 
5.29. 
While the ‘floor’ function outputs the integer result portion, the possibility exists that, after 
calculating nc, nd1 and nd2, the sum of these three numbers is not equal to the total number of 
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points. In order to avoid this, finally, if there is difference between Ntotal and nc+ nd1+ nd2, this 
difference is added to nc as shown in equation 5.30. 
݊ௗଵ ൌ ݂݈݋݋ݎ ቀ௞ሺே೟೚೟ೌ೗ି௡೎ሻ௡ೞିଵ ቁ 																										݇ ൌ ݊௦ െ 1:െ1: 1               (5.28) 
݊ௗଶ ൌ ݂݈݋݋ݎ ቀ௞ሺே೟೚೟ೌ೗ି௡೎ሻ௡ೞିଵ ቁ 																										݇ ൌ 1: 1: ݊௦ െ 1               (5.29) 
݊௖೑೔೙ೌ೗ ൌ ݊௖ ൅ ሺ ௧ܰ௢௧௔௟ െ ݊௖ െ ݊ௗଵ െ ݊ௗଶሻ                 (5.30) 
The steps associated with nd1 and nd2 have been shown in Figure 5-10 by assuming the 
total number of steps is 10. This figure shows the symmetric condition in two discharging 
states, which is the purpose of using modified phasor pulse width modulation. 
 
Figure  5-10 Discharging Points in Modified Phasor Pulse Width Modulation Method 
 
Knowing nc, nd1, nd2 and the sector of the system, the switching pattern for each switch can be 
found. It is exactly the same as using the phasor pulse width modulation method but instead of 
utilizing time durations for charging and discharging states, the number of points (number of 
step sizes used in the system) are used to produce charging and discharging states. The 
switching pattern is shown in Figure 5-11. As seen in this figure, all switching patterns are 
symmetrical in preceding and subsequent sectors of the sector that a switch is fully ‘ON’. This 
symmetric condition will decrease distortions in the output waveforms. 
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Figure  5-11 Switching Pattern Obtained from Using Modified Phasor Pulse Width 
Modulation 
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 5.4 Conclusion 
In this chapter, phasor pulse width modulation was defined and its use in boost inverter 
to find switching patterns for six switches was studied. In this method, discharging times are 
first found based on vector theory and then, charging time is found by reducing discharging 
times from the switching period.  Because unsymmetrical conditions were present in the 
switching pattern thus increasing the distortions in the output waveforms, a modified phasor 
pulse width modulation was developed making the switching pattern completely symmetrical. 
In this method, first, a special number (as the total number of points in each switching period) 
is assigned to the system. Then, the number of charging points is found by multiplying the total 
number of points by a charging ratio (defined as ‘d’), followed by symmetrical division of the 
number of points in discharging states. In the next chapter, this switching pattern is used to run 
the boost inverter in the stand-alone mode. 
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method is the phasor of the output signal. Figure 6-2 shows Simulink blocks that have been 
used to find this phasor. For determining the phasor of the output signal, two output line to line 
voltages are required. If it is assumed that vab and vbc are known as: 
ݒ௔௕ሺݐሻ ൌ ݒ௠cosሺƟሻ           (6.1) 
ݒ௕௖ሺݐሻ ൌ ݒ௠cosሺƟ െ ଶగଷ ሻ          (6.2) 
Equation (6.1) can be used to find Ɵ directly. 
Ɵଵ ൌ arccos	ሺݒ௔௕ሺݐሻݒ௠ ሻ																																																																																																																												ሺ6.3ሻ 
However, equation (6.3) gives an angle which is in [0: ߨ] interval. In order to have an angle 
that is changing from 0 to 2π with a frequency of 60Hz, another equation is required. 
ݒ௔௕ሺݐሻ
ݒ௠√3
൅ ݒ௕௖ሺݐሻݒ௠√32
ൌ cosሺƟሻ ൅ 2cos	ሺƟ െ
2ߨ
3 ሻ
√3 ൌ
cosሺƟሻ ൅ cos ቀƟ െ 2ߨ3 ቁ ൅ cos	ሺƟ െ
2ߨ
3 ሻ
√3
ൌ cos ቀƟ െ
ߨ
3ቁ ൅ cos	ሺƟ െ
2ߨ
3 ሻ
√3 ൌ cos ቀƟ െ
ߨ
2ቁ ൌ ݏ݅݊ሺƟሻ																																ሺ6.4ሻ 
Therefore, 
Ɵଶ ൌ arcsin	ሺݒ௔௕ሺݐሻݒ௠√3
൅ 2ݒ௕௖ሺݐሻݒ௠√3
ሻ																																																																																																									ሺ6.5ሻ 
Equation (6.5) gives an angle which is in [െగଶ :
గ
ଶ] interval. 
Results of both equations (6.3) and (6.5) can be used to find the correct angle. 
1) If Ɵଵ ൑ గଶ and Ɵଶ ൒ 0 
Ɵ ൌ Ɵଵ           (6.6) 
2) If Ɵଵ ൑ గଶ and Ɵଶ ൑ 0 
Ɵ ൌ 2ߨ ൅ Ɵଶ           (6.7) 
3) If Ɵଵ ൒ గଶ and Ɵଶ ൒ 0 
Ɵ ൌ Ɵଵ           (6.8) 
4) If Ɵଵ ൒ గଶ and Ɵଶ ൑ 0 
Ɵ ൌ ߨ െ Ɵଶ             (6.9) 
By using equations (6.6) through (6.9), the angle of the output signal can be found, as 
shown in Figure 6-3. This figure demonstrates that the phasor of the output signal is changing 
 in [0:2π] 
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After finding the sector (section) that the system is in, the number of charging and 
discharging points should be found by using the discussion on modified phasor pulse width 
modulation in the previous chapter. In the Simulink model, it has been assumed that the 
number of steps for discharging steps is 10. Therefore, the number of points associated with 
discharging states is found by using equations (6.17) and (6.18). While there is a possibility 
that by using the floor function, the total number of points (Ntotal) is not equal to the sum of 
charging and discharging points (nc+nd1+nd2), the difference of these two numbers is added to 
nc as shown in equation (6.19). 
݊ௗଵ ൌ ݂݈݋݋ݎ ቀ௞ሺே೟೚೟ೌ೗ି௡೎ሻଽ ቁ 																										݇ ൌ 9:െ1: 1                           (6.17) 
݊ௗଶ ൌ ݂݈݋݋ݎ ቀ௞ሺே೟೚೟ೌ೗ି௡೎ሻଽ ቁ 																										݇ ൌ 1: 1: 9               (6.18) 
݊௖೑೔೙ೌ೗ ൌ ݊௖ ൅ ሺ ௧ܰ௢௧௔௟ െ ݊௖ െ ݊ௗଵ െ ݊ௗଶሻ                 (6.19) 
These four signals, along with ‘flag’ and ‘n00’, are the input signals of ‘Gate Signal Seq’ 
block, and its outputs are six signals, which are gate signals, that should be applied to switches. 
This block uses a counter which changes from 0 to Ntotal in every switching cycle and 
goes to zero at the beginning of the next cycle. The ‘flag’ input controls this input. Whenever 
rising edge of the square waveform occurs, the flag becomes nonzero and the counter goes to 
zero, otherwise, flag is zero and the counter increments by one at every step. The assumption 
has been made that in every switching cycle, first the charging state and the two discharging 
states occur. Therefore, at every step, the counter is compared to ‘nc’. If it is less than ‘nc’, the 
system is in charging state, therefore, based on the sector that the system is in, the proper 
switches are turned on. If the counter is more than ‘nc’, the system is in one of the discharging 
states and therefore, the counter is compared to ‘nc+nd1’. If this condition is true, the system is 
in its first discharging state and therefore, the proper switches are turned on based on the 
system sector. If this condition is not true, the system is in its second discharging state and 
therefore, the proper switches are turned on. Switches that should be turned on in each case can 
be found in Figure 4-3. The output of the ‘Gate Signal Seq’ is applied to switches in the boost 
inverter. 
 6.2.3 Control System 
The final goal of the system is to keep the root mean square value of the line to line 
voltage at a desired value. In order to do this, a control system is required which compares the 
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 6.3.1 Simulation Results for Vdc=50V 
 
Figure  6-7 Simulation Results for Vdc=50V, Cac=10μF and Rload=75Ω 
 
Figure  6-8 Simulation Results for Vdc=50V, Cac=10μF and Rload=100Ω 
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Figure  6-9 Simulation Results for Vdc=50V, Cac=20μF and Rload=75Ω 
 6.3.2 Simulation Results for Vdc=55V 
 
Figure  6-10 Simulation Results for Vdc=55V, Cac=10μF and Rload=85Ω 
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Figure  6-11 Simulation Results for Vdc=55V, Cac=20μF and Rload=90Ω 
 6.3.3 Simulation Results for Vdc=60V 
 
Figure  6-12 Simulation Results for Vdc=60V, Cac=10μF and Rload=75Ω 
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Figure  6-13 Simulation Results for Vdc=60V, Cac=20μF and Rload=80Ω 
 6.3.4 Simulation Results for Vdc=65V 
 
Figure  6-14 Simulation Results for Vdc=65V, Cac=10μF and Rload=95Ω 
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Figure  6-15 Simulation Results for Vdc=65V, Cac=20μF and Rload=95Ω 
 6.3.5 Simulation Results for Vdc=70v 
 
Figure  6-16 Simulation Results for Vdc=70V, Cac=10μF and Rload=90Ω 
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Figure  6-17 Simulation Results for Vdc=70V, Cac=20μF and Rload=75Ω 
 6.3.6 Simulation Results for Vdc=75v 
 
Figure  6-18 Simulation Results for Vdc=75V, Cac=10μF and Rload=75Ω 
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Figure  6-19 Simulation Results for Vdc=75V, Cac=20μF and Rload=85Ω 
 
 
Figure  6-20 Simulation Results for Vdc=75V, Cac=20μF, Rload=50Ω and Lload=17.5mH 
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 6.3.7 Simulation Results for Vdc=80v 
 
Figure  6-21 Simulation Results for Vdc=80V, Cac=10μF and Rload=75Ω 
 
Figure  6-22 Simulation Results for Vdc=80V, Cac=20μF and Rload=100Ω 
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 6.4 Comparison between Simulink Results 
In this section, results presented in the previous section are compared to each other. A 
comparison between Figure 6-7 and Figure 6-8 shows that in constant input DC voltage, 
increase in load decreased the DC current and rms (and peak) of line current. This can be 
explained by the fact that while the inverter is working in current-source voltage-regulated 
mode, increase in the load will decrease the current needed to regulate the voltage to the same 
level. Therefore, the charging ratio (D) will be less and the input current will decrease. Also, a 
comparison between Figure 6-7 and Figure 6-21 shows that increasing the input voltage while 
keeping the load and AC side capacitor constant will decrease the input current. This can be 
explained by saying that while the circuit is identical for both cases, the input power needed in 
two cases is almost the same. Therefore, increase in input DC voltage will decrease the input 
current needed to reach the desired output voltage. By comparing Figure 6-14 and Figure 6-15, 
it can be seen that increasing Cac will reduce the charging ratio (D) needed and decrease THD. 
 6.5 Simulation Results using Higher Resolution Processor 
As it was mentioned earlier, using a processor with a higher resolution will result in less 
distorted output waveforms. 
 
Figure  6-23 Simulation Results for Vdc=50V, Cac=10μF and Rload=75Ω with a Higher 
Resolution Processor (fsw=7.2 kHz) 
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If the switching frequency of the system is kept at 2.4 kHz but the number of points in every 
switching cycle is increased to 300 points (thus the step size which is ଵே೟೚೟ೌ೗∗௙ೞೢ is still 0.1 times 
the previous case), results in Figure 6-25 show that the desired output line to line voltage can be 
achieved with THD of less than 5%. 
As shown in the above figures, using a higher resolution processor for generating switching 
patterns will excessively help reduce the distortions in the output waveforms of the inverter. 
 6.6 Comparison between the New Proposed and Previous Method 
In this section, results of the new proposed method and phasor pulse width modulation 
method (PPWM) are compared to each other. Previously, in Figures 5-5, 5-6 and 5-11, it was 
demonstrated that the advantage of using the new proposed method over the old method is that 
the new method makes the switching pattern symmetric in some parts which will reduce the 
distortions in the output signal. Figure 6-26 shows simulation results for DC link current, line to 
line voltage, and line current of the boost inverter using the old method for Vdc=80V, Cac=10μF 
and load=90Ω. FFT analysis of line to line voltage is given in Figure 6-27. Figure 6-28 and 6-29 
show the same information using the new proposed method. As seen in the following figures, 
total harmonic distortion has been decreased using the new proposed method. 
 
Figure  6-26 Simulation Results for Vdc=80V, Cac=10μF and Rload=90Ω Using PPWM 
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 6.7 Conclusion 
In this chapter, a Simulink model was developed to apply the modified phasor pulse 
width modulation to a boost inverter. Blocks used for generating the switching pattern, output 
voltage control and inverter design were explained in detail. Simulation results for different 
input voltages, loads and AC-side capacitors were given and the results were compared to each 
other. Moreover, simulation results using a higher resolution processor were given which 
showed that increase in the resolution of the system will improve the performance of the 
system. At the end of the chapter, a comparison between the results of applying PPWM and 
modified PPWM methods to the boost inverter was given which demonstrated that using 
modified PPWM method will decrease distortions in the output voltage/current waveform of 
the system. 
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Table  7-2 Experimental Circuit Component Values and Data 
Input DC Voltage 50-80 volts 
Ldc 10mH 
Cac 10μF & 20μF 
Lfilter 7.5mH 
Load Resistive Load: 75-100Ω 
Resistive Inductive Load: RL=50Ω & LL=20mH 
fsw 2.4kHz 
Ntotal 41 
 7.2 Simulink Model Modification 
While the dSPACE system used in this experiment has a limited step size of 10μs, the 
frequency and total number of points in every switching cycle (explained in chapter 4) is 
limited. While the difference between two consecutive sample points should be more than the 
system step size, the switching frequency was chosen to be 2.4kHz and the total number of 
sample points in every switching cycle was chosen to be 41. In this case, difference between 
two consecutive points is ଵଶସ଴଴∗ସଵ ≃ 10.1626ߤݏ which is higher than the minimum step size 
that can be used. 
Also, a path for the current of the DC-side inductor should always be guaranteed. While 
the experimental system is not an ideal system (step size is limited), there is a possibility that in 
a switching cycle, when the system is changing from charging state to a discharging state or is 
changing from a discharging state to another discharging state, arrangement of the switches 
makes an open circuit across the inductor for a short period of time. Therefore, no path will be 
present for the inductor current, and this will produce a huge voltage ሺܮ ௗ௜ௗ௧ሻ across the switches 
which will burn the switches. In order to solve this problem, the switching pattern has changed, 
slightly. In every switching cycle, for the first nc points, the system is charging as before. After 
the charging state, for one point, switches of charging state and the switch needed for first 
discharging state (total of 3 switches) are ‘ON’. After this point, the extra switch becomes 
‘OFF’. Also, after the first discharging state, for one point, switches of first discharging state 
and the switch needed for second discharging state (total of 3 switches) are ‘ON’. After this 
point, the extra switch becomes ‘OFF’. This process is repeated in every switching cycle. For 
example, the switching pattern in sector I becomes as follows: 
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Sector I:  
 
 
  
 
 
 
 
 
       Charging State (n<nc)       Midpoint I (n=nc)           Discharging State I 
 
 
  
 
 
 
 
 
       Midpoint II (n=nc+nd1)                   Discharging State II 
Figure  7-2 Modified Switching Pattern for Experimental Setup in Sector I 
 7.3 Experimental Results 
 7.3.1 DC Link Inductor Voltage and Current 
Voltage across the DC link inductor and the current passing through it was measured 
when the input voltage was 75V, Cac is 20μF, and the load is a resistive-inductive load of 
RL=50Ω & LL=17.5mH. Results are shown in Figure 7-3. Moreover, Figure 7-4 shows an 
expanded view of these waveforms. The top figure shows voltage across the inductor, and the 
bottom figure shows the current passing through the inductor. Results are consistent with the 
information in Figure 5-4. 
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Figure  7-3 Inductor Voltage and Current Waveforms for Vdc=75V, Cac=20μF, RL=50Ω & 
LL=17.5mH 
 
Figure  7-4 Expanded Inductor Voltage and Current Waveforms for Vdc=75V, Cac=20μF, 
RL=50Ω & LL=17.5mH 
In the next subsections, results of testing the circuit with different input DC voltages and 
loads are presented. In each figure, the first plot shows the output line to line voltage, the 
second plot shows the output line current, and the third plot shows the DC current. 
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7.3.2 Experimental Results for Vdc=50V 
 
Figure  7-5 Experimental Results for Vdc=50V, Cac=10μF and Rload=100Ω 
 
Figure  7-6 Experimental Results for Vdc=50V, Cac=20μF and Rload=75Ω 
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 7.3.3 Experimental Results for Vdc=55V 
 
Figure  7-7 Experimental Results for Vdc=55V, Cac=10μF and Rload=85Ω 
 
Figure  7-8 Experimental Results for Vdc=55V, Cac=20μF and Rload=90Ω 
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 7.3.4 Experimental Results for Vdc=60V 
 
Figure  7-9 Experimental Results for Vdc=60V, Cac=10μF and Rload=75Ω 
 
Figure  7-10 Experimental Results for Vdc=60V, Cac=20μF and Rload=80Ω 
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 7.3.5 Experimental Results for Vdc=65V 
 
Figure  7-11 Experimental Results for Vdc=65V, Cac=10μF and Rload=95Ω 
 
Figure  7-12 Experimental Results for Vdc=65V, Cac=20μF and Rload=95Ω 
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 7.3.6 Experimental Results for Vdc=70V 
 
Figure  7-13 Experimental Results for Vdc=70V, Cac=10μF and Rload=90Ω 
 
Figure  7-14 Experimental Results for Vdc=70V, Cac=20μF and Rload=75Ω 
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 7.3.7 Experimental Results for Vdc=75V 
 
Figure  7-15 Experimental Results for Vdc=75V, Cac=10μF and Rload=75Ω 
 
Figure  7-16 Experimental Results for Vdc=75V, Cac=20μF and Rload=85Ω 
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Figure  7-17 Experimental Results for Vdc=75V, Cac=20μF, RL=50Ω & LL=17.5mH 
 7.3.8 Experimental Results for Vdc=80V 
 
Figure  7-18 Experimental Results for Vdc=80V, Cac=10μF and Rload=75Ω 
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Figure  7-19 Experimental Results for Vdc=80V, Cac=20μF and Rload=100Ω 
 7.3.9 Experimental Results for an Inductive Load 
In this case, an induction machine was connected as the load of the inverter. The inverter 
was working with Vdc=65V and Cac=10μF. Table 7-3 provides the specifications of this 
machine which was running in no load condition. Figure 7-20 gives line to line voltage across 
the machine. The first plot shows line to line voltage when it is connected to the inverter and 
second plot gives the line to line voltage when it is connected to the grid. 
Table  7-3 Specifications of the Induction Machine 
Make MagneTek (Century AC Motor) 
HM2H003 
Rated Voltage 200-230/460V 
Rated Current 1.4-1.6/0.8 
RPM 1725/1425 
frequency 60/50Hz 
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Figure  7-20 Line to Line Voltage of the Induction Machine connected to a) Inverter b) 
Electric Grid 
 7.4 Discussion of Experimental Results 
As shown in Figure 7-5 through Figure 7-19, experimental results verify the switching 
pattern and simulation results derived in the previous chapter. In all cases, the rms value of the 
line to line output voltage is within 3% of the desired rms value (208v), demonstrating that the 
output voltage perfectly follows the reference signal. Also, THD of the output current is less 
than the expected level, 5% [24]. 
A table including all simulated and experimental results for several other experiments has been 
provided in Appendix D. Figure 7-21 shows the relation between the load and charging ratio. 
This figure shows the curves for only three loads to prevent too many lines in the figure. As 
expected and demonstrated in Figure 7-21, as the load increases, the charging ratio decreases to 
maintain the output voltage at a desired level. The reason that, in some cases, the charging ratio 
is the same for two different loads in the same input voltage is that because of the system 
resolution, the number of charging points needed to keep the output voltage at a desired level 
(closest to the required value) is equal. Although the number of charging points is equal, the 
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rms value of the output voltage is higher for a higher load. For example, rms of line to line 
voltage is 202V when Vdc=55V and Load=80Ω, while it is 210V when Vdc=55V and 
Load=90Ω although in both cases, the charging ratio is 0.71. 
 
Figure  7-21 Relationship between Input DC Voltage and Charging Ratio (Cac=10μF) 
 7.5 Conclusion 
In this chapter, experimental results of applying modified phasor pulse width 
modulation for a 1kW, 208VLL three-phase boost inverter were presented. The experimental 
results are in good agreement with the switching pattern developed in Chapter 5 and simulation 
results presented in Chapter 6. 
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Chapter 8 - Conclusion and Future Work 
In this chapter, a summary of the accomplishments of this work and main contributions of this 
thesis are given. At the end of the chapter, some suggestions for future work are given. 
 8.1 Summary and Accomplishments 
Several interface options for connecting PV systems to electric grid or local load are 
available such as voltage source inverter (VSI), interface circuit using a transformer, interface 
circuit using a DC-DC converter in series with a VSI, multilevel inverter, impedance-source (z-
source) inverter and boost inverter. All of these interface circuits have their own advantages 
and disadvantages. However, the ability of the three-phase single-stage boost inverter in 
boosting and inverting input DC voltage into a sinusoidal AC voltage in one stage reduces the 
number of solid-state switches and eliminates the use of electrolytic capacitors, which enhance 
the reliability of PV systems. This was the main motivation in investigating this type of 
interface circuit in this work. 
After an introductory chapter, Chapter 1, in which motivation of this work, a brief 
literature review and problem statement were presented, in Chapter 2 and Chapter 3, overview 
of some basic materials needed in this work were given. In Chapter 2, a brief discussion on 
different types of interface circuits for photovoltaic systems and their advantages and 
disadvantages was presented. In Chapter 3, fundamentals of major pulse width modulation 
(PWM) techniques were reviewed. In Chapter 4 of this thesis, the integration of DC link 
inductor of boost inverter with a PV panel was achieved for single-stage boost inverters. In this 
work, ANSYS Q3D software was applied to integrate an inductor with an inductance value of 
approximately 68mH into ‘Astronergy CHSM6610M’ PV panel. The integrated inductor was 
modeled as an air-core coil on the back of each PV cell. Several configurations of wiring were 
investigated using ANSYS Q3D software and the result of one of the simulations showed that 
an inductor with an inductance value of approximately 1.14mH can be built on the back of 
each PV cell. While the PV panel used in this work has 60 cells, therefore, by connecting these 
inductors in series, an inductance value of around 68mH was achieved which exceeds the 
required value of the DC link inductor of a 1kW single-stage boost inverter. In Chapter 5, 
phasor pulse width modulation (PPWM) switching method was reviewed. This method is 
based on the concept of space vector PWM (SVPWM), but the switching pattern is generated 
based on the inverter output line to line voltage phasors. The problem associated with this 
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method rises when a low-resolution processor is used to generate the switching pattern. Low 
resolution processor causes some pulse dropping in the generated switching pattern which 
results in some asymmetric conditions in the output voltage and current waveforms of the 
inverter, and consequently an increase in THD of these waveforms. In order to solve this 
problem, a modified PPWM method was developed in this thesis which guarantees the 
symmetric condition in the switching pattern by discretizing the discharging time intervals in 
every switching cycle. 
In order to verify this new proposed method, the boost inverter along with the proposed 
switching pattern was implemented using Matlab/Simulink software. Moreover, the proposed 
switching pattern was implemented using a 1ܹ݇, 208 ௅ܸ௅ೝ೘ೞ laboratory-scale three-phase boost 
inverter. The simulated and experimental results presented in Chapter 6 and Chapter 7, 
respectively, confirm the effectiveness of the proposed PWM technique for single-stage boost 
inverters. These results demonstrated that the proposed switching pattern can be applied in a 
wide range of input DC voltages and different loads. Moreover, a comparison between the 
results of PPWM and modified PPWM methods showed a significant improvement in THD of 
output line to line voltage and line current waveforms.  
 8.2 Future Work 
In the future, this modified version of phasor pulse width modulation can also be 
applied to the boost inverter for grid-tied applications. In this case, photovoltaic panels can be 
used to provide power to the grid. Also, the effectiveness of the inverter can be increased by 
using a FPGA-based system for generating the switching pattern. FPGA-based systems can 
work with much higher frequency than dSPACE, therefore, the system can be tested with 
smaller step size, thus increasing the resolution of the system and decreasing the losses and 
total harmonic distortion (THD) of output voltage and current waveforms. 
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Red lines in Figure A-2 present the signals, while green areas in this figure show the copper 
areas used for power circuit. 
After designing the PCB layouts, the final step is a review of the design. This process is called 
DFM check (Design for Manufacturability check). This process checks the layouts for any 
violations of spacing, misconnection, etc. 
If the DFM check shows no violations in the design, the design can be sent to any of the PCB 
manufacturing companies. 
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end 
if theta1<=6*pi/180 
        n1=ntotal-nc1; 
        n2=0; 
        nc=nc1; 
elseif theta1<=12*pi/180 
        n1=floor(8*(ntotal-nc1)/9); 
        n2=floor(1*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
elseif theta1<=18*pi/180 
        n1=floor(7*(ntotal-nc1)/9); 
        n2=floor(2*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
elseif theta1<=24*pi/180 
        n1=floor(6*(ntotal-nc1)/9); 
        n2=floor(3*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
elseif theta1<=30*pi/180 
        n1=floor(5*(ntotal-nc1)/9); 
        n2=floor(4*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
elseif theta1<=36*pi/180 
        n1=floor(4*(ntotal-nc1)/9); 
        n2=floor(5*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
elseif theta1<=42*pi/180 
        n1=floor(3*(ntotal-nc1)/9); 
        n2=floor(6*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
elseif theta1<=48*pi/180 
        n1=floor(2*(ntotal-nc1)/9); 
        n2=floor(7*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
elseif theta1<=54*pi/180 
        n1=floor(1*(ntotal-nc1)/9); 
        n2=floor(8*(ntotal-nc1)/9); 
        nc=nc1+(ntotal-(nc1+n1+n2)); 
else 
        n1=0; 
        n2=ntotal-nc1; 
        nc=nc1; 
end 
Also, the ‘Gate Signal Seq2’ block inputs are the outputs of ‘Subsystem1’ block, ‘flag’ 
(shows the beginning of a switching cycle), and ‘n00’ (internal counter of block). The output of 
the block is the switching pattern for switches used in the inverter. The MATLAB code used in 
this block is as follows: 
function [N0,S] = GSS1(n00,flag,section,n1,n2,n0) 
S=[0;0;0;0;0;0]; 
if flag < -10 
    n=0;     
else 
    n=n00;     
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end 
if  section ==1 
    if n<n0 
        S=[1;1;0;0;0;0]; 
    elseif n==n0 
        S=[1;1;0;1;0;0]; 
    elseif n<(n0+n1) && n>n0 
        S=[1;0;0;1;0;0]; 
    elseif n==n0+n1 
        S=[1;0;0;1;0;1]; 
    else 
        S=[1;0;0;0;0;1]; 
    end 
end 
if  section ==2 
    if n<n0 
        S=[0;0;0;0;1;1];  
    elseif n==n0 
        S=[1;0;0;0;1;1]; 
    elseif n<(n0+n1) && n>n0 
        S=[1;0;0;0;0;1];  
    elseif n==n0+n1 
        S=[1;0;1;0;0;1]; 
    else 
        S=[0;0;1;0;0;1]; 
    end 
end 
if  section ==3 
    if n<n0 
        S=[0;0;1;1;0;0]; 
    elseif n==n0 
        S=[0;0;1;1;0;1]; 
    elseif n<(n0+n1) && n>n0 
        S=[0;0;1;0;0;1];  
    elseif n==n0+n1 
        S=[0;1;1;0;0;1]; 
    else 
        S=[0;1;1;0;0;0];  
    end 
end 
if  section ==4 
    if n<n0 
        S=[1;1;0;0;0;0]; 
    elseif n==n0 
        S=[1;1;1;0;0;0]; 
    elseif n<(n0+n1) && n>n0 
        S=[0;1;1;0;0;0];   
    elseif n==n0+n1 
        S=[0;1;1;0;1;0]; 
    else 
        S=[0;1;0;0;1;0]; 
    end 
end 
if  section ==5 
    if n<n0 
        S=[0;0;0;0;1;1];  
    elseif n==n0 
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Appendix C - Gate Drive and Snubber Circuit 
 Gate Drive Circuit 
The circuit shown in Figure C-1 was used for gate drive circuits for inverter switches. 
Values of the components in the circuit are given in Table C-1. The output signal of this circuit 
has two levels. It produces a positive voltage level to turn the switch ON and a negative voltage 
level to turn the switch OFF. 
 
 
 
 
 
 
 
 
Table  C-1 Gate Drive Circuit Component Values 
R1 270Ω 
R2 10kΩ 
Rg1 5.6Ω 
Rg2 5.6Ω 
C1 0.1μF 
C2 47μF 
C3 100nF 
Dz 18v Zener Diodes 
OptoCoupler Fairchild 3120 (1039B) 
Vcc, Vee 18v, 7v 
Based on the datasheet of the Optocoupler, Rg1 and Rg2 should be chosen such that: 
ܴ௚ଵ, ܴ௚ଶ ൐ ௖ܸ௖ െ ௘ܸ௘ െ ைܸ௅2 ∗ ܫை௅,௉௘௔௞ ൌ
18 െ ሺെ7ሻ െ 2
2 ∗ 2.5 ൌ 4.6ߗ																																																																			ሺܥ. 1ሻ 
In the equation above, VOL and IOL are the Optocoupler output voltage and current, respectively. 
The VOL value of 2v is a conservative value of VOL at the peak current of 2.5A. Figure C-2 
shows the performance of the gate drive circuit. In this figure, the top signal shows the output of 
Figure  C-1 Gate Drive Circuit Used in the Inverter
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dSPACE while the bottom signal is the output of gate drive circuit (the signal that should be 
applied to the gate and emitter of the switch). 
 
Figure  C-2 Gate Drive Circuit Output Signal 
While the switches that have been used in the inverter turn on at a Vge of 2.5-6v, two time 
durations are important to note: 
1) The time period between when dSPACE signal becomes low (turn OFF signal) and when 
Vge becomes 2.5 volts (switch is definitely OFF): This time is approximately 11μs. 
2) The time period between when dSPACE signal becomes high (turn ON signal) and when 
Vge becomes 6 volts (switch is definitely ON): This time is approximately 1.6μs. 
 Snubber Circuit 
A turn-off snubber circuit has been used to make the voltage across the switch zero when it turns 
off. The configuration of a turn-off snubber circuit is shown in Figure C-3. 
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Figure  C-3 Snubber Circuit Used in the Inverter 
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The value of circuit components in the snubber circuit is given in Table C-2. 
Table  C-2 Snubber Circuit Component Values 
R 30Ω 
C 33nF 
Diode 1N4007 
 
Performance of the snubber circuit has been studied by applying a DC voltage across the 
switch in series with a resistor. Results have been given in Figure 7-10. The first row shows the 
dSPACE input signal, while the second row shows voltage across the collector and emitter of the 
switch. As can be seen, when the switch turns off, there is no spike in the voltage between 
collector and emitter and it smoothly goes up until it reaches its final value. 
 
Figure  C-4 Snubber Circuit Performance Evaluation 
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Appendix D - Simulation and Experimental Data 
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ental R
esults 
20 
20 
20 
20 
20 
20 
10 
10 
10 
C
ac  
(μF) 
100 
95 
90 
85 
80 
75 
100 
95 
90 
Load 
(Ω
) 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
L
filter  
(m
H
) 
0.43 
0.46 
0.48 
0.51 
0.53 
0.54 
0.65 
0.65 
0.66 
D
 
7 8 8 
8.5 
9 
10 
7.5 
7 9 
Idc  
(A
) 
4.14 
3.85 
3.84 
3.55 
3.49 
3.18 
4.32 
4.34 
4.34 
TH
D
 
(%
) 
207.5 
209 
209 
208 
212 
212 
209 
203 
215 
V
LL
rm
s  
(V
) 
1.2 
1.27 
1.38 
1.45 
1.56 
1.66 
1.27 
1.31 
1.48 
Irm
s  
(A
) 
0.52 
0.54 
0.57 
0.59 
0.59 
0.61 
0.66 
0.69 
0.69 
D
 
9.47 
10.4 
10.45 
12.33 
12.04 
13.46 
9.4 
10.98 
11 
Idc  
(A
) 
3.2 
3 
3.4 
3.6 
3.4 
3.4 
4.3 
4.8 
4.9 
TH
D
 
(%
) 
207 
209 
202 
213 
208 
214 
203 
212 
208 
V
LL
rm
s  
(V
) 
1.2 
1.3 
1.3 
1.4 
1.5 
1.6 
1.2 
1.3 
1.3 
Irm
s  
(A
) 
568.2 
624 
627 
739.8 
722.4 
807.6 
564 
658.8 
660 
P
in  
(W
) 
456 
497.5 
500.8 
588.3 
580.9 
645.4 
445.9 
516.5 
520.6 
P
out  
(W
) 
80.2 
79.7 
79.9 
79.5 
80.4 
79.9 
79.1 
78.4 
78.9 
Eff    
(%
) 
 
111 
 
 
65 
65 
65 
65 
65 
65 
65 
65 
65 
V
dc  
(V
) 
                                     Sim
ulation R
esults              Experim
ental R
esults 
20 
20 
20 
10 
10 
10 
10 
10 
10 
C
ac  
(μF) 
85 
80 
75 
100 
95 
90 
85 
80 
75 
Load 
(Ω
) 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
L
filter  
(m
H
) 
0.46 
0.48 
0.51 
0.61 
0.63 
0.65 
0.65 
0.65 
0.66 
D
 
8 8 
8.5 
7 7 8 8 8 
9.5 
Idc  
(A
) 
3.82 
3.8 
3.53 
4.58 
4.6 
4.36 
4.4 
4.44 
4.47 
TH
D
 
(%
) 
207 
206 
204 
213 
207 
213 
206.5 
200 
213 
V
LL
rm
s  
(V
) 
1.41 
1.48 
1.63 
1.27 
1.34 
1.41 
1.48 
1.56 
1.7 
Irm
s  
(A
) 
0.54 
0.57 
0.58 
0.66 
0.66 
0.66 
0.66 
0.66 
0.69 
D
 
10.72 
10.79 
12.78 
10.14 
10.08 
10.13 
10.18 
10.4 
12.25 
Idc  
(A
) 
3.9 
3.5 
3.6 
4.8 
4.6 
4.7 
4.9 
4.8 
4.9 
TH
D
 
(%
) 
204 
203 
214 
216 
210 
206 
203 
201 
210 
V
LL
rm
s  
(V
) 
1.4 
1.5 
1.6 
1.3 
1.3 
1.3 
1.4 
1.4 
1.6 
Irm
s  
(A
) 
696.8 
701.3 
830.7 
659.1 
655.2 
658.4 
661.7 
676 
796.2 
P
in  
(W
) 
564.5 
566 
669.6 
524.9 
522.1 
525.3 
528.3 
539.7 
631.8 
P
out  
(W
) 
81 
80.7 
80.6 
79.6 
79.7 
79.8 
79.8 
79.8 
79.3 
Eff    
(%
) 
 
112 
 
 
70 
70 
70 
70 
70 
70 
65 
65 
65 
V
dc  
(V
) 
                                     Sim
ulation R
esults              Experim
ental R
esults 
10 
10 
10 
10 
10 
10 
20 
20 
20 
C
ac  
(μF) 
100 
95 
90 
85 
80 
75 
100 
95 
90 
Load 
(Ω
) 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
L
filter  
(m
H
) 
0.59 
0.6 
0.6 
0.62 
0.62 
0.64 
0.39 
0.41 
0.43 
D
 
6.5 
6.5 
6.5 
7.5 
7.5 
8.5 
7 7 7 
Idc  
(A
) 
4.95 
4.97 
4.98 
4.65 
4.7 
4.5 
4.8 
4.3 
4.1 
TH
D
 
(%
) 
215 
209 
202 
209.5 
203 
209 
206 
206.5 
206 
V
LL
rm
s  
(V
) 
1.27 
1.45 
1.34 
1.41 
1.56 
1.7 
1.2 
1.27 
1.34 
Irm
s  
(A
) 
0.63 
0.64 
0.64 
0.65 
0.66 
0.66 
0.47 
0.49 
0.52 
D
 
8.08 
9.06 
9.11 
9.12 
11.05 
11.31 
8.41 
8.9 
9.82 
Idc  
(A
) 
5.2 
4.9 
4.9 
5.1 
5.1 
5.1 
4.2 
3.6 
4.1 
TH
D
 
(%
) 
201 
207 
203 
198 
213 
212 
212 
205 
202 
V
LL
rm
s  
(V
) 
1.2 
1.3 
1.3 
1.8 
1.5 
1.6 
1.2 
1.3 
1.4 
Irm
s  
(A
) 
565.6 
634.2 
637.7 
638.4 
773.5 
791.7 
546.6 
578.5 
638.3 
P
in  
(W
) 
457.6 
512 
516.3 
517.1 
619 
630 
443.7 
471.9 
515.3 
P
out  
(W
) 
80.9 
80.7 
81 
81 
80 
79.6 
81.2 
81.6 
80.7 
Eff    
(%
) 
 
113 
 
 
75 
75 
75 
70 
70 
70 
70 
70 
70 
V
dc  
(V
) 
                                     Sim
ulation R
esults              Experim
ental R
esults 
10 
10 
10 
20 
20 
20 
20 
20 
20 
C
ac  
(μF) 
85 
80 
75 
100 
95 
90 
85 
80 
75 
Load 
(Ω
) 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
L
filter  
(m
H
) 
0.6 
0.6 
0.62 
0.36 
0.39 
0.41 
0.42 
0.44 
0.48 
D
 
7 7 8 6 
6.5 
7 
7.5 
8 
8.5 
Idc  
(A
) 
5.01 
5.05 
4.74 
4.34 
4.79 
4.28 
4.08 
3.81 
3.79 
TH
D
 
(%
) 
210 
204 
211 
208 
213 
213 
212 
213 
211 
V
LL
rm
s  
(V
) 
1.48 
1.56 
1.7 
1.2 
1.34 
1.38 
1.48 
1.56 
1.63 
Irm
s  
(A
) 
0.63 
0.64 
0.64 
0.45 
0.44 
0.47 
0.52 
0.52 
0.54 
D
 
8.74 
9.83 
10.04 
8.26 
8.1 
8.62 
10.38 
10.02 
11 
Idc  
(A
) 
4.9 
5.1 
4.7 
3.5 
3.7 
3.6 
4.3 
4.3 
3.6 
TH
D
 
(%
) 
205 
208 
209 
213 
207 
206 
213 
201 
209 
V
LL
rm
s  
(V
) 
1.4 
1.5 
1.6 
1.3 
1.3 
1.4 
1.5 
1.5 
1.6 
Irm
s  
(A
) 
655.5 
737.2 
753 
578.2 
567 
603.4 
726.6 
701.4 
770 
P
in  
(W
) 
534.1 
600.3 
612.8 
472.8 
466 
497.6 
595.3 
576.9 
631.9 
P
out  
(W
) 
81.5 
81.5 
81.4 
81.8 
82.2 
82.5 
81.9 
82.2 
82.1 
Eff    
(%
) 
 
114 
 
 
75 
75 
75 
75 
75 
75 
75 
75 
75 
V
dc  
(V
) 
                                     Sim
ulation R
esults              Experim
ental R
esults 
20 
20 
20 
20 
20 
20 
10 
10 
10 
C
ac  
(μF) 
100 
95 
90 
85 
80 
75 
100 
95 
90 
Load 
(Ω
) 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
L
filter  
(m
H
) 
0.31 
0.33 
0.36 
0.39 
0.41 
0.43 
0.58 
0.58 
0.59 
D
 
6 6 6 7 7 
7.5 
6 6 7 
Idc  
(A
) 
5.05 
4.49 
4.29 
4.75 
4.25 
4.04 
4.27 
4.27 
4.98 
TH
D
 
(%
) 
213 
212 
204 
208 
207 
206 
209.5 
203.3 
216 
V
LL
rm
s  
(V
) 
1.24 
1.31 
1.34 
1.48 
1.56 
1.63 
1.27 
1.27 
1.41 
Irm
s  
(A
) 
0.37 
0.4 
0.44 
0.44 
0.47 
0.52 
0.59 
0.61 
0.61 
D
 
6.77 
7.23 
8.45 
8.23 
8.81 
10.57 
7.57 
8.61 
8.65 
Idc  
(A
) 
4.8 
4.3 
3.6 
3.8 
3.8 
3.8 
5.6 
5 
5.2 
TH
D
 
(%
) 
203 
203 
213 
205 
204 
213 
206 
210 
206 
V
LL
rm
s  
(V
) 
1.2 
1.3 
1.4 
1.4 
1.5 
1.6 
1.2 
1.3 
1.4 
Irm
s  
(A
) 
507.7 
542.2 
633.7 
617.2 
660.7 
792.7 
567.7 
645.7 
648.7 
P
in  
(W
) 
418.4 
449.1 
525.2 
513.2 
549.3 
658.3 
462.5 
526.6 
528.6 
P
out  
(W
) 
82.4 
82.8 
82.9 
83.1 
83.1 
83 
81.5 
81.5 
81.5 
Eff    
(%
) 
 
115 
 
 
80 
80 
80 
80 
80 
80 
80 
80 
80 
V
dc  
(V
) 
                                     Sim
ulation R
esults              Experim
ental R
esults 
20 
20 
20 
10 
10 
10 
10 
10 
10 
C
ac  
(μF) 
85 
80 
75 
100 
95 
90 
85 
80 
75 
Load 
(Ω
) 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
7.5 
L
filter  
(m
H
) 
0.36 
0.39 
0.4 
0.53 
0.54 
0.58 
0.58 
0.58 
0.6 
D
 
6.5 
7 7 
5.5 
6 6 
6.5 
6 
7.5 
Idc  
(A
) 
4.26 
4.72 
4.23 
5.12 
4.57 
4.27 
4.27 
4.28 
5.09 
TH
D
 
(%
) 
208 
212 
204 
208 
214.5 
210.5 
204 
198 
211 
V
LL
rm
s  
(V
) 
1.45 
1.56 
1.66 
1.27 
1.38 
1.41 
1.41 
1.48 
1.7 
Irm
s  
(A
) 
0.42 
0.44 
0.47 
0.58 
0.59 
0.59 
0.59 
0.61 
0.61 
D
 
7.88 
8.6 
9.15 
6.55 
8.07 
8.05 
8.05 
9.3 
9.51 
Idc  
(A
) 
3.7 
4.2 
3.8 
4.8 
5.6 
5.5 
5.6 
5.4 
5.2 
TH
D
 
(%
) 
209 
207 
208 
200 
205 
208 
202 
210 
208 
V
LL
rm
s  
(V
) 
1.3 
1.5 
1.7 
1.2 
1.3 
1.4 
1.4 
1.5 
1.6 
Irm
s  
(A
) 
630.4 
688 
732 
524 
645.6 
644 
644 
744 
760.8 
P
in  
(W
) 
528.1 
576 
615.2 
428.3 
529 
531 
530.5 
612.7 
626.1 
P
out  
(W
) 
83.8 
83.7 
84 
81.7 
81.9 
82.4 
82.4 
82.4 
82.3 
Eff    
(%
) 
 
116 
 
 
80 
80 
80 
V
dc  
(V
) 
                                     Sim
ulation R
esults              Experim
ental R
esults 
20 
20 
20 
C
ac  
(μF) 
100 
95 
90 
Load 
(Ω
) 
7.5 
7.5 
7.5 
L
filter  
(m
H
) 
0.26 
0.29 
0.31 
D
 
5 
5.5 
6 
Idc  
(A
) 
5.82 
5.13 
5.01 
TH
D
 
(%
) 
210 
208 
208 
V
LL
rm
s  
(V
) 
1.24 
1.27 
1.34 
Irm
s  
(A
) 
0.35 
0.37 
0.4 
D
 
6.35 
7.1 
7.57 
Idc  
(A
) 
4.4 
4.8 
3.8 
TH
D
 
(%
) 
204 
207 
208 
V
LL
rm
s  
(V
) 
1.2 
1.3 
1.4 
Irm
s  
(A
) 
508 
568 
605.6 
P
in  
(W
) 
419.7 
472 
505 
P
out  
(W
) 
82.6 
83.1 
83.4 
Eff    
(%
) 
 
